If you made any changes in Pure these will be visible here soon.

Fingerprint Fingerprint is based on mining the text of the person's scientific documents to create an index of weighted terms, which defines the key subjects of each individual researcher.

Electric potential Engineering & Materials Science
Program processors Engineering & Materials Science
Microprocessor chips Engineering & Materials Science
Particle accelerators Engineering & Materials Science
Networks (circuits) Engineering & Materials Science
Electric power utilization Engineering & Materials Science
Energy dissipation Engineering & Materials Science
Transistors Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 1987 2018

  • 1505 Citations
  • 19 h-Index
  • 62 Conference contribution
  • 36 Article
  • 1 Chapter

Building block multi-chip systems using inductive coupling through chip interface

Amano, H., Kuroda, T., Nakamura, H., Usami, K., Kondo, M., Matsutani, H. & Namiki, M., 2018 May 29, Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc., p. 152-154 3 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Computer operating systems
Network architecture
Interfaces (computer)
Networks (circuits)
Hot Temperature
1 Citations

Digital embedded memory scheme using voltage scaling and body bias separation for low-power system

Yoshida, Y., Usami, K. & Amano, H., 2018 May 29, Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc., p. 148-149 2 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Data storage equipment
Macros
Computer peripheral equipment
Flip flop circuits
Static random access storage

Level-shifter free approach for multi-Vdd SOTB employing adaptive Vt modulation for pMOSFET

Usami, K., Kogure, S., Yoshida, Y., Magasaki, R. & Amano, H., 2018 Mar 7, 2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017. Institute of Electrical and Electronics Engineers Inc., Vol. 2018-March, p. 1-3 3 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Modulation
Electric potential
Silicon
Threshold voltage
Microprocessor chips
1 Citations

Design and implementation methodology of energy-efficient Standard Cell Memory with optimized Body-Bias separation in Silicon-on-Thin-BOX

Yoshida, Y. & Usami, K. 2017 Jun 29 Joint International EUROSOl Workshop and International Conference on Ultimate Integration on Silicon-ULIS, EUROSOI-ULIS 2017 - Proceedings. Institute of Electrical and Electronics Engineers Inc., p. 43-46 4 p. 7962596

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Silicon
methodology
Data storage equipment
silicon
cells
Bias voltage
Energy dissipation
Data storage equipment
Silicon
Computer peripheral equipment