0.1-μm double-deck-shaped gate HJFET with reduced gate-fringing-capacitance for ultra-high-speed ICs

Sh Wada, J. Yamazaki, M. Ishikawa, Tadashi Maeda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Fingerprint

Dive into the research topics of '0.1-μm double-deck-shaped gate HJFET with reduced gate-fringing-capacitance for ultra-high-speed ICs'. Together they form a unique fingerprint.

Engineering & Materials Science