0.1-μm double-deck-shaped gate HJFET with reduced gate-fringing-capacitance for ultra-high-speed ICs

Shigeki Wada, Jin Yamazaki, Masaoki Ishikawa, Tadashi Maeda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Fingerprint Dive into the research topics of '0.1-μm double-deck-shaped gate HJFET with reduced gate-fringing-capacitance for ultra-high-speed ICs'. Together they form a unique fingerprint.

Engineering & Materials Science