0.6V supply voltage 0.25 μm E/D-HJFET(IS3T) LSI technology for low power consumption and high speed LSIs

H. Hida, M. Tokushima, T. Maeda, M. Ishikawa, M. Fukaishi, K. Numata, Y. Ohno

Research output: ResearchConference contribution

  • 14 Citations

Abstract

A new technology of fabricating 0.25 μm gate E/D-heterojunction FET LSIs is developed as a step towards the development of ultra low supply voltage LSIs. This technology, which is based upon all dry-process techniques, includes the formation of a 0.25 μm gate opening through the use of optical lithography and inner SiO2 sidewalls. The fmax and the gmmax for a Y-shaped gate E-HJFET are 108 GHz and 520 mS/mm, respectively. Excellent performances are obtained with DCFL ring oscillators using n-AlGaAs/i-InGaAs pseudomorphic E/D-HJFETs. These include 18 ps/G unloaded delay and 109 ps/G loaded delay (FI=FO=3, L=1mm) with 0.15 mW/G at a low supply voltage of 0.6 V, where inverters have a sufficient noise margin of more than 180 mV. Also, 10 Gbps error-free operation of a selector switch is demonstrated with 9.4 mW at 0.6 V.

LanguageEnglish
Title of host publicationTechnical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)
Editors Anon
PublisherPubl by IEEE
Pages197-200
Number of pages4
ISBN (Print)0780313933
StatePublished - 1993
Externally publishedYes
EventProceedings of the 15th Annual IEEE GaAs IC Symposium - San Jose, CA, USA
Duration: 1993 Oct 101993 Oct 13

Other

OtherProceedings of the 15th Annual IEEE GaAs IC Symposium
CitySan Jose, CA, USA
Period93/10/1093/10/13

Fingerprint

Electric power utilization
Electric potential
Photolithography
Field effect transistors
Heterojunctions
Switches

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Hida, H., Tokushima, M., Maeda, T., Ishikawa, M., Fukaishi, M., Numata, K., & Ohno, Y. (1993). 0.6V supply voltage 0.25 μm E/D-HJFET(IS3T) LSI technology for low power consumption and high speed LSIs. In Anon (Ed.), Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit) (pp. 197-200). Publ by IEEE.

0.6V supply voltage 0.25 μm E/D-HJFET(IS3T) LSI technology for low power consumption and high speed LSIs. / Hida, H.; Tokushima, M.; Maeda, T.; Ishikawa, M.; Fukaishi, M.; Numata, K.; Ohno, Y.

Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). ed. / Anon. Publ by IEEE, 1993. p. 197-200.

Research output: ResearchConference contribution

Hida, H, Tokushima, M, Maeda, T, Ishikawa, M, Fukaishi, M, Numata, K & Ohno, Y 1993, 0.6V supply voltage 0.25 μm E/D-HJFET(IS3T) LSI technology for low power consumption and high speed LSIs. in Anon (ed.), Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). Publ by IEEE, pp. 197-200, Proceedings of the 15th Annual IEEE GaAs IC Symposium, San Jose, CA, USA, 93/10/10.
Hida H, Tokushima M, Maeda T, Ishikawa M, Fukaishi M, Numata K et al. 0.6V supply voltage 0.25 μm E/D-HJFET(IS3T) LSI technology for low power consumption and high speed LSIs. In Anon, editor, Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). Publ by IEEE. 1993. p. 197-200.
Hida, H. ; Tokushima, M. ; Maeda, T. ; Ishikawa, M. ; Fukaishi, M. ; Numata, K. ; Ohno, Y./ 0.6V supply voltage 0.25 μm E/D-HJFET(IS3T) LSI technology for low power consumption and high speed LSIs. Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). editor / Anon. Publ by IEEE, 1993. pp. 197-200
@inbook{a8355d97a2a14a19abbfcdde8046ad41,
title = "0.6V supply voltage 0.25 μm E/D-HJFET(IS3T) LSI technology for low power consumption and high speed LSIs",
abstract = "A new technology of fabricating 0.25 μm gate E/D-heterojunction FET LSIs is developed as a step towards the development of ultra low supply voltage LSIs. This technology, which is based upon all dry-process techniques, includes the formation of a 0.25 μm gate opening through the use of optical lithography and inner SiO2 sidewalls. The fmax and the gmmax for a Y-shaped gate E-HJFET are 108 GHz and 520 mS/mm, respectively. Excellent performances are obtained with DCFL ring oscillators using n-AlGaAs/i-InGaAs pseudomorphic E/D-HJFETs. These include 18 ps/G unloaded delay and 109 ps/G loaded delay (FI=FO=3, L=1mm) with 0.15 mW/G at a low supply voltage of 0.6 V, where inverters have a sufficient noise margin of more than 180 mV. Also, 10 Gbps error-free operation of a selector switch is demonstrated with 9.4 mW at 0.6 V.",
author = "H. Hida and M. Tokushima and T. Maeda and M. Ishikawa and M. Fukaishi and K. Numata and Y. Ohno",
year = "1993",
isbn = "0780313933",
pages = "197--200",
editor = "Anon",
booktitle = "Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)",
publisher = "Publ by IEEE",

}

TY - CHAP

T1 - 0.6V supply voltage 0.25 μm E/D-HJFET(IS3T) LSI technology for low power consumption and high speed LSIs

AU - Hida,H.

AU - Tokushima,M.

AU - Maeda,T.

AU - Ishikawa,M.

AU - Fukaishi,M.

AU - Numata,K.

AU - Ohno,Y.

PY - 1993

Y1 - 1993

N2 - A new technology of fabricating 0.25 μm gate E/D-heterojunction FET LSIs is developed as a step towards the development of ultra low supply voltage LSIs. This technology, which is based upon all dry-process techniques, includes the formation of a 0.25 μm gate opening through the use of optical lithography and inner SiO2 sidewalls. The fmax and the gmmax for a Y-shaped gate E-HJFET are 108 GHz and 520 mS/mm, respectively. Excellent performances are obtained with DCFL ring oscillators using n-AlGaAs/i-InGaAs pseudomorphic E/D-HJFETs. These include 18 ps/G unloaded delay and 109 ps/G loaded delay (FI=FO=3, L=1mm) with 0.15 mW/G at a low supply voltage of 0.6 V, where inverters have a sufficient noise margin of more than 180 mV. Also, 10 Gbps error-free operation of a selector switch is demonstrated with 9.4 mW at 0.6 V.

AB - A new technology of fabricating 0.25 μm gate E/D-heterojunction FET LSIs is developed as a step towards the development of ultra low supply voltage LSIs. This technology, which is based upon all dry-process techniques, includes the formation of a 0.25 μm gate opening through the use of optical lithography and inner SiO2 sidewalls. The fmax and the gmmax for a Y-shaped gate E-HJFET are 108 GHz and 520 mS/mm, respectively. Excellent performances are obtained with DCFL ring oscillators using n-AlGaAs/i-InGaAs pseudomorphic E/D-HJFETs. These include 18 ps/G unloaded delay and 109 ps/G loaded delay (FI=FO=3, L=1mm) with 0.15 mW/G at a low supply voltage of 0.6 V, where inverters have a sufficient noise margin of more than 180 mV. Also, 10 Gbps error-free operation of a selector switch is demonstrated with 9.4 mW at 0.6 V.

UR - http://www.scopus.com/inward/record.url?scp=0027869319&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027869319&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0780313933

SP - 197

EP - 200

BT - Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)

PB - Publ by IEEE

ER -