120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs

Yasuyuki Suzuki, Zin Yamazaki, Yasushi Amamiya, Shigeki Wada, Hiroaki Uchida, Chiharu Kurioka, Shinichi Tanaka, Hikaru Hida

Research output: Contribution to journalArticle

47 Citations (Scopus)

Abstract

InP HBT ICs capable of 120-Gb/s multiplexing and 110-Gb/s demultiplexing operation have been developed. They feature a direct-drive series-gating configuration selector, an asymmetrical latch flip-flop, and broadband impedance matching with inverted microstrip lines. Their input sensitivity is less than 100 mVpp, and the output swing is more than 400 mV pp. To the best of our knowledge, this result is the highest data rate operation reported for electronic ICs. Moreover, error-free multiplexing and demultiplexing operation at 100 Gb/s was demonstrated.

Original languageEnglish
Pages (from-to)2397-2402
Number of pages6
JournalIEEE Journal of Solid-State Circuits
Volume39
Issue number12
DOIs
Publication statusPublished - 2004 Dec 1
Externally publishedYes

Keywords

  • Demultiplexing
  • Error-free operation
  • Flip-flop
  • Impedance matching
  • InP HBT
  • Multiplexing
  • Optical transmission system
  • Selector

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of '120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs'. Together they form a unique fingerprint.

  • Cite this

    Suzuki, Y., Yamazaki, Z., Amamiya, Y., Wada, S., Uchida, H., Kurioka, C., Tanaka, S., & Hida, H. (2004). 120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs. IEEE Journal of Solid-State Circuits, 39(12), 2397-2402. https://doi.org/10.1109/JSSC.2004.835647