1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit

Yasushi Amamiya, Yasuyuki Suzuki, Jin Yamazaki, Akira Fujihara, Shinichi Tanaka, Hikaru Hida

Research output: ResearchConference contribution

  • 14 Citations

Abstract

This paper reports the first low (1.5-V) supply voltage D-F/F able to run at a full rate of over 43 Gb/s. The proposed F/F circuitry incorporates parallel current switching together with inductive peaking, a combination that makes it suitable for over-43-Gb/s operation at a supply voltage as low as 1.5 V. The D-F/F, implemented through an InP-HBT process, provided 43-Gb/s error free operation with a large clock phase margin of 232 degrees. Moreover, the D-F/F produced a well-opened 50-Gb/s eye diagram. Power dissipation (Pdiss) of the D-F/F core circuit was reduced to 40 mW, which is less than one-tenth that of our conventional D-F/F. The F/F circuitry should help enable development of a low-Pdiss 43-Gb/s full-rate module with a 1.5-V-range supply voltage, which can be seamlessly connected with high-speed CMOS I/O circuits.

LanguageEnglish
Title of host publicationTechnical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)
Pages169-172
Number of pages4
StatePublished - 2003
Externally publishedYes
EventGaAs IC Symposium IEEE Gallium Arsenide Intergrated Circuit Symposium - San Diego, CA
Duration: 2003 Nov 92003 Nov 12

Other

OtherGaAs IC Symposium IEEE Gallium Arsenide Intergrated Circuit Symposium
CitySan Diego, CA
Period03/11/903/11/12

Fingerprint

Flip flop circuits
Electric potential
Networks (circuits)
Heterojunction bipolar transistors
Clocks
Energy dissipation

Keywords

  • D-F/F
  • High speed
  • InP HBT
  • Low supply voltage

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Amamiya, Y., Suzuki, Y., Yamazaki, J., Fujihara, A., Tanaka, S., & Hida, H. (2003). 1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit. In Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit) (pp. 169-172)

1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit. / Amamiya, Yasushi; Suzuki, Yasuyuki; Yamazaki, Jin; Fujihara, Akira; Tanaka, Shinichi; Hida, Hikaru.

Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). 2003. p. 169-172.

Research output: ResearchConference contribution

Amamiya, Y, Suzuki, Y, Yamazaki, J, Fujihara, A, Tanaka, S & Hida, H 2003, 1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit. in Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). pp. 169-172, GaAs IC Symposium IEEE Gallium Arsenide Intergrated Circuit Symposium, San Diego, CA, 03/11/9.
Amamiya Y, Suzuki Y, Yamazaki J, Fujihara A, Tanaka S, Hida H. 1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit. In Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). 2003. p. 169-172.
Amamiya, Yasushi ; Suzuki, Yasuyuki ; Yamazaki, Jin ; Fujihara, Akira ; Tanaka, Shinichi ; Hida, Hikaru. / 1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit. Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). 2003. pp. 169-172
@inbook{30d8609e58e041ebb86c6d1f4088da7b,
title = "1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit",
abstract = "This paper reports the first low (1.5-V) supply voltage D-F/F able to run at a full rate of over 43 Gb/s. The proposed F/F circuitry incorporates parallel current switching together with inductive peaking, a combination that makes it suitable for over-43-Gb/s operation at a supply voltage as low as 1.5 V. The D-F/F, implemented through an InP-HBT process, provided 43-Gb/s error free operation with a large clock phase margin of 232 degrees. Moreover, the D-F/F produced a well-opened 50-Gb/s eye diagram. Power dissipation (Pdiss) of the D-F/F core circuit was reduced to 40 mW, which is less than one-tenth that of our conventional D-F/F. The F/F circuitry should help enable development of a low-Pdiss 43-Gb/s full-rate module with a 1.5-V-range supply voltage, which can be seamlessly connected with high-speed CMOS I/O circuits.",
keywords = "D-F/F, High speed, InP HBT, Low supply voltage",
author = "Yasushi Amamiya and Yasuyuki Suzuki and Jin Yamazaki and Akira Fujihara and Shinichi Tanaka and Hikaru Hida",
year = "2003",
pages = "169--172",
booktitle = "Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)",

}

TY - CHAP

T1 - 1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit

AU - Amamiya,Yasushi

AU - Suzuki,Yasuyuki

AU - Yamazaki,Jin

AU - Fujihara,Akira

AU - Tanaka,Shinichi

AU - Hida,Hikaru

PY - 2003

Y1 - 2003

N2 - This paper reports the first low (1.5-V) supply voltage D-F/F able to run at a full rate of over 43 Gb/s. The proposed F/F circuitry incorporates parallel current switching together with inductive peaking, a combination that makes it suitable for over-43-Gb/s operation at a supply voltage as low as 1.5 V. The D-F/F, implemented through an InP-HBT process, provided 43-Gb/s error free operation with a large clock phase margin of 232 degrees. Moreover, the D-F/F produced a well-opened 50-Gb/s eye diagram. Power dissipation (Pdiss) of the D-F/F core circuit was reduced to 40 mW, which is less than one-tenth that of our conventional D-F/F. The F/F circuitry should help enable development of a low-Pdiss 43-Gb/s full-rate module with a 1.5-V-range supply voltage, which can be seamlessly connected with high-speed CMOS I/O circuits.

AB - This paper reports the first low (1.5-V) supply voltage D-F/F able to run at a full rate of over 43 Gb/s. The proposed F/F circuitry incorporates parallel current switching together with inductive peaking, a combination that makes it suitable for over-43-Gb/s operation at a supply voltage as low as 1.5 V. The D-F/F, implemented through an InP-HBT process, provided 43-Gb/s error free operation with a large clock phase margin of 232 degrees. Moreover, the D-F/F produced a well-opened 50-Gb/s eye diagram. Power dissipation (Pdiss) of the D-F/F core circuit was reduced to 40 mW, which is less than one-tenth that of our conventional D-F/F. The F/F circuitry should help enable development of a low-Pdiss 43-Gb/s full-rate module with a 1.5-V-range supply voltage, which can be seamlessly connected with high-speed CMOS I/O circuits.

KW - D-F/F

KW - High speed

KW - InP HBT

KW - Low supply voltage

UR - http://www.scopus.com/inward/record.url?scp=0346935199&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0346935199&partnerID=8YFLogxK

M3 - Conference contribution

SP - 169

EP - 172

BT - Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)

ER -