820 pin PGA for ultra large-scale BiCMOS devices

Y. Hiruta, N. Hirano, K. Itoh, K. Kato, Y. Yamaji, Y. Motoyama, J. Ohno, R. Homma, S. Kojima, T. Sudo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A high pin count, high performance PGA has been developed for next-generation ASIC devices which apply half micron BiCMOS technology and have a maximum usable gate count of 300k. In view of the advances in CMOS and BiCMOS ULSI technologies, high performance packages are required. This new package has been designed with due consideration of all packages functions. Packages for highend devices need to satisfy the following requirements: high electrical performance, low thermal resistance and high pin count in keeping with easy routing of PWB. The body size of the developed package is 60 × 60 mm2. Surface mount type pin joint was adopted to realize high wiring density of a printed wiring board. This package has 820 pins with 50mil pitch, and 5 rows. A small pin diameter of 0. 2mm and a short pin length of 3.0mm were used for surface mounting. The maximum available bonding pad count of the die is 812 with 80 μm pad pitch. The inner bonding pitch of the package is 90 μm. To achieve the narrow pitch and high pad count of the bonding from the dies to the package, highly accurate TAB technology was applied to die assembly. A fine metallization pitch of 90μm was formed on the ceramic PGA. The thermal resistance from die to air is lower than 1.5°C/W at 1m/s air flow velocity. This low thermal resistance was achieved by a CuW heat spreader equipped with an optimized heat sink. An omnidirectional heat sink was developed which has large heat transfer coefficient at slow air flow. Ultra large-scale BiCMOS devices which have power dissipation of as much as 20W can be housed in this package. Great care was taken with respect to the electrical design of the package. The package keeps flexibility of the signal interface types and matches system requirements. Two power supply voltages for the device are available to apply TTL (CMOS) and ECL interfaces by the layer design. The characteristic impedance was controlled at 60Ω. The electric parameters of the package were quantified. The measured cut-off frequency (-3dB) is kept to 1.25GHz including the TAB lead. Electrical characteristics of the package realize complete transmitted signal form of more than 100MHz.

Original languageEnglish
Title of host publicationProceedings - Electronic Components and Technology Conference
Place of PublicationPiscataway, NJ, United States
PublisherPubl by IEEE
Pages396-404
Number of pages9
ISBN (Print)0780307941
Publication statusPublished - 1993
Event1993 Proceedings of the 43rd Electronic Components and Technology Conference - Orlando, FL, USA
Duration: 1993 Jun 11993 Jun 4

Other

Other1993 Proceedings of the 43rd Electronic Components and Technology Conference
CityOrlando, FL, USA
Period93/6/193/6/4

Fingerprint

Heat resistance
Heat sinks
Air
Transistor transistor logic circuits
Spreaders
Emitter coupled logic circuits
BiCMOS technology
Cutoff frequency
Electric wiring
Application specific integrated circuits
Metallizing
Mountings
Flow velocity
Printed circuit boards
Heat transfer coefficients
Energy dissipation
Lead
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Hiruta, Y., Hirano, N., Itoh, K., Kato, K., Yamaji, Y., Motoyama, Y., ... Sudo, T. (1993). 820 pin PGA for ultra large-scale BiCMOS devices. In Proceedings - Electronic Components and Technology Conference (pp. 396-404). Piscataway, NJ, United States: Publ by IEEE.

820 pin PGA for ultra large-scale BiCMOS devices. / Hiruta, Y.; Hirano, N.; Itoh, K.; Kato, K.; Yamaji, Y.; Motoyama, Y.; Ohno, J.; Homma, R.; Kojima, S.; Sudo, T.

Proceedings - Electronic Components and Technology Conference. Piscataway, NJ, United States : Publ by IEEE, 1993. p. 396-404.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hiruta, Y, Hirano, N, Itoh, K, Kato, K, Yamaji, Y, Motoyama, Y, Ohno, J, Homma, R, Kojima, S & Sudo, T 1993, 820 pin PGA for ultra large-scale BiCMOS devices. in Proceedings - Electronic Components and Technology Conference. Publ by IEEE, Piscataway, NJ, United States, pp. 396-404, 1993 Proceedings of the 43rd Electronic Components and Technology Conference, Orlando, FL, USA, 93/6/1.
Hiruta Y, Hirano N, Itoh K, Kato K, Yamaji Y, Motoyama Y et al. 820 pin PGA for ultra large-scale BiCMOS devices. In Proceedings - Electronic Components and Technology Conference. Piscataway, NJ, United States: Publ by IEEE. 1993. p. 396-404
Hiruta, Y. ; Hirano, N. ; Itoh, K. ; Kato, K. ; Yamaji, Y. ; Motoyama, Y. ; Ohno, J. ; Homma, R. ; Kojima, S. ; Sudo, T. / 820 pin PGA for ultra large-scale BiCMOS devices. Proceedings - Electronic Components and Technology Conference. Piscataway, NJ, United States : Publ by IEEE, 1993. pp. 396-404
@inproceedings{8afe859bb1924242b1ceafa2a4e55f6a,
title = "820 pin PGA for ultra large-scale BiCMOS devices",
abstract = "A high pin count, high performance PGA has been developed for next-generation ASIC devices which apply half micron BiCMOS technology and have a maximum usable gate count of 300k. In view of the advances in CMOS and BiCMOS ULSI technologies, high performance packages are required. This new package has been designed with due consideration of all packages functions. Packages for highend devices need to satisfy the following requirements: high electrical performance, low thermal resistance and high pin count in keeping with easy routing of PWB. The body size of the developed package is 60 × 60 mm2. Surface mount type pin joint was adopted to realize high wiring density of a printed wiring board. This package has 820 pins with 50mil pitch, and 5 rows. A small pin diameter of 0. 2mm and a short pin length of 3.0mm were used for surface mounting. The maximum available bonding pad count of the die is 812 with 80 μm pad pitch. The inner bonding pitch of the package is 90 μm. To achieve the narrow pitch and high pad count of the bonding from the dies to the package, highly accurate TAB technology was applied to die assembly. A fine metallization pitch of 90μm was formed on the ceramic PGA. The thermal resistance from die to air is lower than 1.5°C/W at 1m/s air flow velocity. This low thermal resistance was achieved by a CuW heat spreader equipped with an optimized heat sink. An omnidirectional heat sink was developed which has large heat transfer coefficient at slow air flow. Ultra large-scale BiCMOS devices which have power dissipation of as much as 20W can be housed in this package. Great care was taken with respect to the electrical design of the package. The package keeps flexibility of the signal interface types and matches system requirements. Two power supply voltages for the device are available to apply TTL (CMOS) and ECL interfaces by the layer design. The characteristic impedance was controlled at 60Ω. The electric parameters of the package were quantified. The measured cut-off frequency (-3dB) is kept to 1.25GHz including the TAB lead. Electrical characteristics of the package realize complete transmitted signal form of more than 100MHz.",
author = "Y. Hiruta and N. Hirano and K. Itoh and K. Kato and Y. Yamaji and Y. Motoyama and J. Ohno and R. Homma and S. Kojima and T. Sudo",
year = "1993",
language = "English",
isbn = "0780307941",
pages = "396--404",
booktitle = "Proceedings - Electronic Components and Technology Conference",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - 820 pin PGA for ultra large-scale BiCMOS devices

AU - Hiruta, Y.

AU - Hirano, N.

AU - Itoh, K.

AU - Kato, K.

AU - Yamaji, Y.

AU - Motoyama, Y.

AU - Ohno, J.

AU - Homma, R.

AU - Kojima, S.

AU - Sudo, T.

PY - 1993

Y1 - 1993

N2 - A high pin count, high performance PGA has been developed for next-generation ASIC devices which apply half micron BiCMOS technology and have a maximum usable gate count of 300k. In view of the advances in CMOS and BiCMOS ULSI technologies, high performance packages are required. This new package has been designed with due consideration of all packages functions. Packages for highend devices need to satisfy the following requirements: high electrical performance, low thermal resistance and high pin count in keeping with easy routing of PWB. The body size of the developed package is 60 × 60 mm2. Surface mount type pin joint was adopted to realize high wiring density of a printed wiring board. This package has 820 pins with 50mil pitch, and 5 rows. A small pin diameter of 0. 2mm and a short pin length of 3.0mm were used for surface mounting. The maximum available bonding pad count of the die is 812 with 80 μm pad pitch. The inner bonding pitch of the package is 90 μm. To achieve the narrow pitch and high pad count of the bonding from the dies to the package, highly accurate TAB technology was applied to die assembly. A fine metallization pitch of 90μm was formed on the ceramic PGA. The thermal resistance from die to air is lower than 1.5°C/W at 1m/s air flow velocity. This low thermal resistance was achieved by a CuW heat spreader equipped with an optimized heat sink. An omnidirectional heat sink was developed which has large heat transfer coefficient at slow air flow. Ultra large-scale BiCMOS devices which have power dissipation of as much as 20W can be housed in this package. Great care was taken with respect to the electrical design of the package. The package keeps flexibility of the signal interface types and matches system requirements. Two power supply voltages for the device are available to apply TTL (CMOS) and ECL interfaces by the layer design. The characteristic impedance was controlled at 60Ω. The electric parameters of the package were quantified. The measured cut-off frequency (-3dB) is kept to 1.25GHz including the TAB lead. Electrical characteristics of the package realize complete transmitted signal form of more than 100MHz.

AB - A high pin count, high performance PGA has been developed for next-generation ASIC devices which apply half micron BiCMOS technology and have a maximum usable gate count of 300k. In view of the advances in CMOS and BiCMOS ULSI technologies, high performance packages are required. This new package has been designed with due consideration of all packages functions. Packages for highend devices need to satisfy the following requirements: high electrical performance, low thermal resistance and high pin count in keeping with easy routing of PWB. The body size of the developed package is 60 × 60 mm2. Surface mount type pin joint was adopted to realize high wiring density of a printed wiring board. This package has 820 pins with 50mil pitch, and 5 rows. A small pin diameter of 0. 2mm and a short pin length of 3.0mm were used for surface mounting. The maximum available bonding pad count of the die is 812 with 80 μm pad pitch. The inner bonding pitch of the package is 90 μm. To achieve the narrow pitch and high pad count of the bonding from the dies to the package, highly accurate TAB technology was applied to die assembly. A fine metallization pitch of 90μm was formed on the ceramic PGA. The thermal resistance from die to air is lower than 1.5°C/W at 1m/s air flow velocity. This low thermal resistance was achieved by a CuW heat spreader equipped with an optimized heat sink. An omnidirectional heat sink was developed which has large heat transfer coefficient at slow air flow. Ultra large-scale BiCMOS devices which have power dissipation of as much as 20W can be housed in this package. Great care was taken with respect to the electrical design of the package. The package keeps flexibility of the signal interface types and matches system requirements. Two power supply voltages for the device are available to apply TTL (CMOS) and ECL interfaces by the layer design. The characteristic impedance was controlled at 60Ω. The electric parameters of the package were quantified. The measured cut-off frequency (-3dB) is kept to 1.25GHz including the TAB lead. Electrical characteristics of the package realize complete transmitted signal form of more than 100MHz.

UR - http://www.scopus.com/inward/record.url?scp=0027189527&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027189527&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0027189527

SN - 0780307941

SP - 396

EP - 404

BT - Proceedings - Electronic Components and Technology Conference

PB - Publ by IEEE

CY - Piscataway, NJ, United States

ER -