A 0.18-μm CMOS shock wave generator with an on-chip antenna and a digitally programmable delay circuit

Nguyen Ngoc Mai Khanh, Masahiro Sasaki, Kunihiro Asada, Taihei Monma

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A 9-11-GHz fully integrated shock wave generator using a 0.18-μm CMOS process for in-door active imaging applications is presented. This chip includes an on-chip wideband meandering dipole antenna, a shock wave generator and a 5-bit digitally programmable delay circuit. The pulse generator simulation produces a 0.4-V peak-peak (p-p) pulse amplitude with a 45.86-ps monopulse cycle in simulation. The integrated dipole antenna's bandwidth -10 dB is 25.3 GHz in EMDS, ADS 2008 simulation. A 20-dB standard horn antenna with distance of 38 mm to this chip is used for the measurement. Measurement results show that 9-11-GHz pulse frequency response with 1.1-mVp-p pulse output voltage received from the horn antenna and 3-ps delay control resolution are suitable for fully on-chip pulse beam forming purpose with integrated antenna array.

Original languageEnglish
Title of host publicationProceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010
Pages1-4
Number of pages4
DOIs
Publication statusPublished - 2010
Externally publishedYes
Event2nd Asia Symposium on Quality Electronic Design, ASQED 2010 - Penang
Duration: 2010 Aug 32010 Aug 4

Other

Other2nd Asia Symposium on Quality Electronic Design, ASQED 2010
CityPenang
Period10/8/310/8/4

Fingerprint

Delay circuits
Horn antennas
Dipole antennas
Shock waves
Antennas
Pulse generators
Antenna arrays
Frequency response
Bandwidth
Imaging techniques
Electric potential

Keywords

  • CMOS
  • Component
  • Digitally programmable delay
  • Imaging
  • On-chip antenna
  • Pulse
  • Radar
  • Shock wave
  • Transmitter

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Mai Khanh, N. N., Sasaki, M., Asada, K., & Monma, T. (2010). A 0.18-μm CMOS shock wave generator with an on-chip antenna and a digitally programmable delay circuit. In Proceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010 (pp. 1-4). [5548166] https://doi.org/10.1109/ASQED.2010.5548166

A 0.18-μm CMOS shock wave generator with an on-chip antenna and a digitally programmable delay circuit. / Mai Khanh, Nguyen Ngoc; Sasaki, Masahiro; Asada, Kunihiro; Monma, Taihei.

Proceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010. 2010. p. 1-4 5548166.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Mai Khanh, NN, Sasaki, M, Asada, K & Monma, T 2010, A 0.18-μm CMOS shock wave generator with an on-chip antenna and a digitally programmable delay circuit. in Proceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010., 5548166, pp. 1-4, 2nd Asia Symposium on Quality Electronic Design, ASQED 2010, Penang, 10/8/3. https://doi.org/10.1109/ASQED.2010.5548166
Mai Khanh NN, Sasaki M, Asada K, Monma T. A 0.18-μm CMOS shock wave generator with an on-chip antenna and a digitally programmable delay circuit. In Proceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010. 2010. p. 1-4. 5548166 https://doi.org/10.1109/ASQED.2010.5548166
Mai Khanh, Nguyen Ngoc ; Sasaki, Masahiro ; Asada, Kunihiro ; Monma, Taihei. / A 0.18-μm CMOS shock wave generator with an on-chip antenna and a digitally programmable delay circuit. Proceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010. 2010. pp. 1-4
@inproceedings{1960922778fc4cfdbfd163f97740bbc1,
title = "A 0.18-μm CMOS shock wave generator with an on-chip antenna and a digitally programmable delay circuit",
abstract = "A 9-11-GHz fully integrated shock wave generator using a 0.18-μm CMOS process for in-door active imaging applications is presented. This chip includes an on-chip wideband meandering dipole antenna, a shock wave generator and a 5-bit digitally programmable delay circuit. The pulse generator simulation produces a 0.4-V peak-peak (p-p) pulse amplitude with a 45.86-ps monopulse cycle in simulation. The integrated dipole antenna's bandwidth -10 dB is 25.3 GHz in EMDS, ADS 2008 simulation. A 20-dB standard horn antenna with distance of 38 mm to this chip is used for the measurement. Measurement results show that 9-11-GHz pulse frequency response with 1.1-mVp-p pulse output voltage received from the horn antenna and 3-ps delay control resolution are suitable for fully on-chip pulse beam forming purpose with integrated antenna array.",
keywords = "CMOS, Component, Digitally programmable delay, Imaging, On-chip antenna, Pulse, Radar, Shock wave, Transmitter",
author = "{Mai Khanh}, {Nguyen Ngoc} and Masahiro Sasaki and Kunihiro Asada and Taihei Monma",
year = "2010",
doi = "10.1109/ASQED.2010.5548166",
language = "English",
isbn = "9781424478088",
pages = "1--4",
booktitle = "Proceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010",

}

TY - GEN

T1 - A 0.18-μm CMOS shock wave generator with an on-chip antenna and a digitally programmable delay circuit

AU - Mai Khanh, Nguyen Ngoc

AU - Sasaki, Masahiro

AU - Asada, Kunihiro

AU - Monma, Taihei

PY - 2010

Y1 - 2010

N2 - A 9-11-GHz fully integrated shock wave generator using a 0.18-μm CMOS process for in-door active imaging applications is presented. This chip includes an on-chip wideband meandering dipole antenna, a shock wave generator and a 5-bit digitally programmable delay circuit. The pulse generator simulation produces a 0.4-V peak-peak (p-p) pulse amplitude with a 45.86-ps monopulse cycle in simulation. The integrated dipole antenna's bandwidth -10 dB is 25.3 GHz in EMDS, ADS 2008 simulation. A 20-dB standard horn antenna with distance of 38 mm to this chip is used for the measurement. Measurement results show that 9-11-GHz pulse frequency response with 1.1-mVp-p pulse output voltage received from the horn antenna and 3-ps delay control resolution are suitable for fully on-chip pulse beam forming purpose with integrated antenna array.

AB - A 9-11-GHz fully integrated shock wave generator using a 0.18-μm CMOS process for in-door active imaging applications is presented. This chip includes an on-chip wideband meandering dipole antenna, a shock wave generator and a 5-bit digitally programmable delay circuit. The pulse generator simulation produces a 0.4-V peak-peak (p-p) pulse amplitude with a 45.86-ps monopulse cycle in simulation. The integrated dipole antenna's bandwidth -10 dB is 25.3 GHz in EMDS, ADS 2008 simulation. A 20-dB standard horn antenna with distance of 38 mm to this chip is used for the measurement. Measurement results show that 9-11-GHz pulse frequency response with 1.1-mVp-p pulse output voltage received from the horn antenna and 3-ps delay control resolution are suitable for fully on-chip pulse beam forming purpose with integrated antenna array.

KW - CMOS

KW - Component

KW - Digitally programmable delay

KW - Imaging

KW - On-chip antenna

KW - Pulse

KW - Radar

KW - Shock wave

KW - Transmitter

UR - http://www.scopus.com/inward/record.url?scp=77956554853&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77956554853&partnerID=8YFLogxK

U2 - 10.1109/ASQED.2010.5548166

DO - 10.1109/ASQED.2010.5548166

M3 - Conference contribution

SN - 9781424478088

SP - 1

EP - 4

BT - Proceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010

ER -