A 0.25 μ m inner sidewall-assisted super self-aligned gate heterojunction FET fabricated using all dry-etching technology for low voltage controlled LSIs
H. Hida, M. Tokushima, M. Fukaishi, Tadashi Maeda, Y. Ohno
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
Fingerprint
Dive into the research topics of 'A 0.25 μ m inner sidewall-assisted super self-aligned gate heterojunction FET fabricated using all dry-etching technology for low voltage controlled LSIs'. Together they form a unique fingerprint.