A 2.1-to-2.8-GHz low-phase-noise all-digital frequency synthesizer with a time-windowed time-to-digital converter

Takashi Tokairin, Mitsuji Okada, Masaki Kitsunezuka, Tadashi Maeda, Muneo Fukaishi

Research output: Contribution to journalArticle

63 Citations (Scopus)

Abstract

A 2.1-to-2.8-GHz low-power consumption all-digital phase locked loop (ADPLL) with a time-windowed time-to-digital converter (TDC) is presented. The time-windowed TDC uses a two-step structure with an inverter- and a Vernier-delay time-quantizer to improve time resolution, which results in low phase noise. Time-windowed operation is implemented in the TDC, in which a single-shot pulse-based operation is used for low power consumption. The test chip implemented in 90-nm CMOS technology exhibits in-band phase noise of -105 dBc Hz, where the loop-bandwidth is set to 500 kHz with a 40-MHz reference signal, and out-band noise of -115 dBc Hz at a 1-MHz offset frequency. The chip core occupies 0.37 mm 2 and the measured power consumption is 8.1 mA from a 1.2-V power supply.

Original languageEnglish
Article number5604672
Pages (from-to)2582-2590
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Volume45
Issue number12
DOIs
Publication statusPublished - 2010 Dec
Externally publishedYes

Fingerprint

Frequency synthesizers
Phase noise
Electric power utilization
Phase locked loops
Time delay
Bandwidth

Keywords

  • Δσ modulator
  • all-digital phase locked loop (ADPLL)
  • digitally controlled oscillator (DCO)
  • frequency synthesizer
  • higher-order modulation
  • phase noise
  • quantization noise
  • synchronous counter
  • time-to-digital converter (TDC)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 2.1-to-2.8-GHz low-phase-noise all-digital frequency synthesizer with a time-windowed time-to-digital converter. / Tokairin, Takashi; Okada, Mitsuji; Kitsunezuka, Masaki; Maeda, Tadashi; Fukaishi, Muneo.

In: IEEE Journal of Solid-State Circuits, Vol. 45, No. 12, 5604672, 12.2010, p. 2582-2590.

Research output: Contribution to journalArticle

Tokairin, Takashi ; Okada, Mitsuji ; Kitsunezuka, Masaki ; Maeda, Tadashi ; Fukaishi, Muneo. / A 2.1-to-2.8-GHz low-phase-noise all-digital frequency synthesizer with a time-windowed time-to-digital converter. In: IEEE Journal of Solid-State Circuits. 2010 ; Vol. 45, No. 12. pp. 2582-2590.
@article{27146b361335440ca3ce664aa4c65d9d,
title = "A 2.1-to-2.8-GHz low-phase-noise all-digital frequency synthesizer with a time-windowed time-to-digital converter",
abstract = "A 2.1-to-2.8-GHz low-power consumption all-digital phase locked loop (ADPLL) with a time-windowed time-to-digital converter (TDC) is presented. The time-windowed TDC uses a two-step structure with an inverter- and a Vernier-delay time-quantizer to improve time resolution, which results in low phase noise. Time-windowed operation is implemented in the TDC, in which a single-shot pulse-based operation is used for low power consumption. The test chip implemented in 90-nm CMOS technology exhibits in-band phase noise of -105 dBc Hz, where the loop-bandwidth is set to 500 kHz with a 40-MHz reference signal, and out-band noise of -115 dBc Hz at a 1-MHz offset frequency. The chip core occupies 0.37 mm 2 and the measured power consumption is 8.1 mA from a 1.2-V power supply.",
keywords = "Δσ modulator, all-digital phase locked loop (ADPLL), digitally controlled oscillator (DCO), frequency synthesizer, higher-order modulation, phase noise, quantization noise, synchronous counter, time-to-digital converter (TDC)",
author = "Takashi Tokairin and Mitsuji Okada and Masaki Kitsunezuka and Tadashi Maeda and Muneo Fukaishi",
year = "2010",
month = "12",
doi = "10.1109/JSSC.2010.2076591",
language = "English",
volume = "45",
pages = "2582--2590",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

TY - JOUR

T1 - A 2.1-to-2.8-GHz low-phase-noise all-digital frequency synthesizer with a time-windowed time-to-digital converter

AU - Tokairin, Takashi

AU - Okada, Mitsuji

AU - Kitsunezuka, Masaki

AU - Maeda, Tadashi

AU - Fukaishi, Muneo

PY - 2010/12

Y1 - 2010/12

N2 - A 2.1-to-2.8-GHz low-power consumption all-digital phase locked loop (ADPLL) with a time-windowed time-to-digital converter (TDC) is presented. The time-windowed TDC uses a two-step structure with an inverter- and a Vernier-delay time-quantizer to improve time resolution, which results in low phase noise. Time-windowed operation is implemented in the TDC, in which a single-shot pulse-based operation is used for low power consumption. The test chip implemented in 90-nm CMOS technology exhibits in-band phase noise of -105 dBc Hz, where the loop-bandwidth is set to 500 kHz with a 40-MHz reference signal, and out-band noise of -115 dBc Hz at a 1-MHz offset frequency. The chip core occupies 0.37 mm 2 and the measured power consumption is 8.1 mA from a 1.2-V power supply.

AB - A 2.1-to-2.8-GHz low-power consumption all-digital phase locked loop (ADPLL) with a time-windowed time-to-digital converter (TDC) is presented. The time-windowed TDC uses a two-step structure with an inverter- and a Vernier-delay time-quantizer to improve time resolution, which results in low phase noise. Time-windowed operation is implemented in the TDC, in which a single-shot pulse-based operation is used for low power consumption. The test chip implemented in 90-nm CMOS technology exhibits in-band phase noise of -105 dBc Hz, where the loop-bandwidth is set to 500 kHz with a 40-MHz reference signal, and out-band noise of -115 dBc Hz at a 1-MHz offset frequency. The chip core occupies 0.37 mm 2 and the measured power consumption is 8.1 mA from a 1.2-V power supply.

KW - Δσ modulator

KW - all-digital phase locked loop (ADPLL)

KW - digitally controlled oscillator (DCO)

KW - frequency synthesizer

KW - higher-order modulation

KW - phase noise

KW - quantization noise

KW - synchronous counter

KW - time-to-digital converter (TDC)

UR - http://www.scopus.com/inward/record.url?scp=78650172846&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78650172846&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2010.2076591

DO - 10.1109/JSSC.2010.2076591

M3 - Article

VL - 45

SP - 2582

EP - 2590

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 12

M1 - 5604672

ER -