A 3.5mm 2, inductor-less digital-intensive radio SoC for 300-to-950MHz ISM-band applications supporting 1.0-to-240kbps multi-data-rates

Takashi Tokairin, Hiromi Saito, Haruya Ishizaki, Yoshitaka Oka, Tadashi Maeda, Seiichi Oshima, Masaaki Soda, Mitsuji Okada, Shinichi Hori, Masaki Kitsunezuka, Masayuki Mizuno

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

A small-sized (less than 2mm 2 total analog and radio area) sub-GHz radio SoC for low power and low data-rate wireless applications is presented. The SoC has been equipped with a low-power analog-to-digital conversion scheme having a variable over-sampling ratio, multi-sampling-rate channel select filtering, and inductor-less RF front-end circuits incorporating a high output power stair-like shaping CMOS power-amplifier with a duty-imbalance-compensated level-shifter. The SoC, fabricated with 90nm CMOS, occupies only 3.5mm 2. It has a sensitivity of -118dBm in a 2.4kbps FSK mode for a 433MHz band, and channel selectivity for data rates ranging from 1.0 to 240kbps.

Original languageEnglish
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Pages30-31
Number of pages2
Publication statusPublished - 2011
Externally publishedYes
Event2011 Symposium on VLSI Circuits, VLSIC 2011 - Kyoto, Japan
Duration: 2011 Jun 152011 Jun 17

Other

Other2011 Symposium on VLSI Circuits, VLSIC 2011
CountryJapan
CityKyoto
Period11/6/1511/6/17

Fingerprint

Sampling
Stairs
Frequency shift keying
Analog to digital conversion
Power amplifiers
Networks (circuits)
System-on-chip

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Tokairin, T., Saito, H., Ishizaki, H., Oka, Y., Maeda, T., Oshima, S., ... Mizuno, M. (2011). A 3.5mm 2, inductor-less digital-intensive radio SoC for 300-to-950MHz ISM-band applications supporting 1.0-to-240kbps multi-data-rates. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (pp. 30-31). [5986409]

A 3.5mm 2, inductor-less digital-intensive radio SoC for 300-to-950MHz ISM-band applications supporting 1.0-to-240kbps multi-data-rates. / Tokairin, Takashi; Saito, Hiromi; Ishizaki, Haruya; Oka, Yoshitaka; Maeda, Tadashi; Oshima, Seiichi; Soda, Masaaki; Okada, Mitsuji; Hori, Shinichi; Kitsunezuka, Masaki; Mizuno, Masayuki.

IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2011. p. 30-31 5986409.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tokairin, T, Saito, H, Ishizaki, H, Oka, Y, Maeda, T, Oshima, S, Soda, M, Okada, M, Hori, S, Kitsunezuka, M & Mizuno, M 2011, A 3.5mm 2, inductor-less digital-intensive radio SoC for 300-to-950MHz ISM-band applications supporting 1.0-to-240kbps multi-data-rates. in IEEE Symposium on VLSI Circuits, Digest of Technical Papers., 5986409, pp. 30-31, 2011 Symposium on VLSI Circuits, VLSIC 2011, Kyoto, Japan, 11/6/15.
Tokairin T, Saito H, Ishizaki H, Oka Y, Maeda T, Oshima S et al. A 3.5mm 2, inductor-less digital-intensive radio SoC for 300-to-950MHz ISM-band applications supporting 1.0-to-240kbps multi-data-rates. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2011. p. 30-31. 5986409
Tokairin, Takashi ; Saito, Hiromi ; Ishizaki, Haruya ; Oka, Yoshitaka ; Maeda, Tadashi ; Oshima, Seiichi ; Soda, Masaaki ; Okada, Mitsuji ; Hori, Shinichi ; Kitsunezuka, Masaki ; Mizuno, Masayuki. / A 3.5mm 2, inductor-less digital-intensive radio SoC for 300-to-950MHz ISM-band applications supporting 1.0-to-240kbps multi-data-rates. IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2011. pp. 30-31
@inproceedings{111bee664a1e42d98ee3ba75153f149d,
title = "A 3.5mm 2, inductor-less digital-intensive radio SoC for 300-to-950MHz ISM-band applications supporting 1.0-to-240kbps multi-data-rates",
abstract = "A small-sized (less than 2mm 2 total analog and radio area) sub-GHz radio SoC for low power and low data-rate wireless applications is presented. The SoC has been equipped with a low-power analog-to-digital conversion scheme having a variable over-sampling ratio, multi-sampling-rate channel select filtering, and inductor-less RF front-end circuits incorporating a high output power stair-like shaping CMOS power-amplifier with a duty-imbalance-compensated level-shifter. The SoC, fabricated with 90nm CMOS, occupies only 3.5mm 2. It has a sensitivity of -118dBm in a 2.4kbps FSK mode for a 433MHz band, and channel selectivity for data rates ranging from 1.0 to 240kbps.",
author = "Takashi Tokairin and Hiromi Saito and Haruya Ishizaki and Yoshitaka Oka and Tadashi Maeda and Seiichi Oshima and Masaaki Soda and Mitsuji Okada and Shinichi Hori and Masaki Kitsunezuka and Masayuki Mizuno",
year = "2011",
language = "English",
isbn = "9784863481657",
pages = "30--31",
booktitle = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

}

TY - GEN

T1 - A 3.5mm 2, inductor-less digital-intensive radio SoC for 300-to-950MHz ISM-band applications supporting 1.0-to-240kbps multi-data-rates

AU - Tokairin, Takashi

AU - Saito, Hiromi

AU - Ishizaki, Haruya

AU - Oka, Yoshitaka

AU - Maeda, Tadashi

AU - Oshima, Seiichi

AU - Soda, Masaaki

AU - Okada, Mitsuji

AU - Hori, Shinichi

AU - Kitsunezuka, Masaki

AU - Mizuno, Masayuki

PY - 2011

Y1 - 2011

N2 - A small-sized (less than 2mm 2 total analog and radio area) sub-GHz radio SoC for low power and low data-rate wireless applications is presented. The SoC has been equipped with a low-power analog-to-digital conversion scheme having a variable over-sampling ratio, multi-sampling-rate channel select filtering, and inductor-less RF front-end circuits incorporating a high output power stair-like shaping CMOS power-amplifier with a duty-imbalance-compensated level-shifter. The SoC, fabricated with 90nm CMOS, occupies only 3.5mm 2. It has a sensitivity of -118dBm in a 2.4kbps FSK mode for a 433MHz band, and channel selectivity for data rates ranging from 1.0 to 240kbps.

AB - A small-sized (less than 2mm 2 total analog and radio area) sub-GHz radio SoC for low power and low data-rate wireless applications is presented. The SoC has been equipped with a low-power analog-to-digital conversion scheme having a variable over-sampling ratio, multi-sampling-rate channel select filtering, and inductor-less RF front-end circuits incorporating a high output power stair-like shaping CMOS power-amplifier with a duty-imbalance-compensated level-shifter. The SoC, fabricated with 90nm CMOS, occupies only 3.5mm 2. It has a sensitivity of -118dBm in a 2.4kbps FSK mode for a 433MHz band, and channel selectivity for data rates ranging from 1.0 to 240kbps.

UR - http://www.scopus.com/inward/record.url?scp=80052666437&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80052666437&partnerID=8YFLogxK

M3 - Conference contribution

SN - 9784863481657

SP - 30

EP - 31

BT - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

ER -