A coarse grained-reconfigurable accelerator with energy efficient MTJ-based non-volatile flip-flops

Takeharu Ikezoe, Hideharu Amano, Junya Akaike, Kimiyoshi Usami, Masaru Kudo, Keizo Hiraga, Yusuke Shuto, Kojiro Yagami

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Recent IoT devices are required to be an extremely low power in idle time, while a certain performance is required in active time. NVCMA (Non-volatile Cool Mega Array) is a coarse-grain reconfigurable accelerator (CGRA) providing memory elements with spin transfer torque type non-volatile memory technology to keep data when the power gating is applied. Here, in order to reduce the energy for storing data into non-volatile Flip Flops (NVFF)s, a verification mechanism is introduced. The data are written with a storing time much shorter than usual. If the verification result is not correct, the next trial is done until all results are verified. This approach can omit unnecessary energy for using long writing time with margin considering variation and temperature. For NVCMA, we propose a power manager which controls store, restore, verification, sleep-down and wake-up by extending micro-instructions of the original CMA. Sophisticated power management both for storing data into NVFFs and power gating is integrated into the application program, and the content of data memory can be stored in NVFFs as required as well as configuration data and micro-instructions. Total NVFFs are divided into 10 independent domains which can be controlled independently. Power management instructions are designed so as to reduce the number of instructions as possible by using the bit-map registers and compound instructions. By using the short store with verification, the energy for storing data was reduced by 30% in average. The ever-on leakage power is just about 4% of the total leakage which can be saved by the power gating. Compared with the hard-wired implementation, the proposed power manager increases the area by 17.7%, yet the total area overhead is only 4%.

Original languageEnglish
Title of host publication2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018
EditorsDavid Andrews, Claudia Feregrino, Rene Cumplido, Dirk Stroobandt
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728119687
DOIs
Publication statusPublished - 2019 Feb 13
Event2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018 - Cancun, Mexico
Duration: 2018 Dec 32018 Dec 5

Publication series

Name2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018

Conference

Conference2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018
CountryMexico
CityCancun
Period18/12/318/12/5

Fingerprint

Flip flop circuits
Particle accelerators
Data storage equipment
Managers
Inventory control
Application programs
Torque
Temperature
Power management

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software

Cite this

Ikezoe, T., Amano, H., Akaike, J., Usami, K., Kudo, M., Hiraga, K., ... Yagami, K. (2019). A coarse grained-reconfigurable accelerator with energy efficient MTJ-based non-volatile flip-flops. In D. Andrews, C. Feregrino, R. Cumplido, & D. Stroobandt (Eds.), 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018 [8641712] (2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/RECONFIG.2018.8641712

A coarse grained-reconfigurable accelerator with energy efficient MTJ-based non-volatile flip-flops. / Ikezoe, Takeharu; Amano, Hideharu; Akaike, Junya; Usami, Kimiyoshi; Kudo, Masaru; Hiraga, Keizo; Shuto, Yusuke; Yagami, Kojiro.

2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018. ed. / David Andrews; Claudia Feregrino; Rene Cumplido; Dirk Stroobandt. Institute of Electrical and Electronics Engineers Inc., 2019. 8641712 (2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ikezoe, T, Amano, H, Akaike, J, Usami, K, Kudo, M, Hiraga, K, Shuto, Y & Yagami, K 2019, A coarse grained-reconfigurable accelerator with energy efficient MTJ-based non-volatile flip-flops. in D Andrews, C Feregrino, R Cumplido & D Stroobandt (eds), 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018., 8641712, 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018, Institute of Electrical and Electronics Engineers Inc., 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018, Cancun, Mexico, 18/12/3. https://doi.org/10.1109/RECONFIG.2018.8641712
Ikezoe T, Amano H, Akaike J, Usami K, Kudo M, Hiraga K et al. A coarse grained-reconfigurable accelerator with energy efficient MTJ-based non-volatile flip-flops. In Andrews D, Feregrino C, Cumplido R, Stroobandt D, editors, 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018. Institute of Electrical and Electronics Engineers Inc. 2019. 8641712. (2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018). https://doi.org/10.1109/RECONFIG.2018.8641712
Ikezoe, Takeharu ; Amano, Hideharu ; Akaike, Junya ; Usami, Kimiyoshi ; Kudo, Masaru ; Hiraga, Keizo ; Shuto, Yusuke ; Yagami, Kojiro. / A coarse grained-reconfigurable accelerator with energy efficient MTJ-based non-volatile flip-flops. 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018. editor / David Andrews ; Claudia Feregrino ; Rene Cumplido ; Dirk Stroobandt. Institute of Electrical and Electronics Engineers Inc., 2019. (2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018).
@inproceedings{5d10d170eb35419ea11cd1d0af589683,
title = "A coarse grained-reconfigurable accelerator with energy efficient MTJ-based non-volatile flip-flops",
abstract = "Recent IoT devices are required to be an extremely low power in idle time, while a certain performance is required in active time. NVCMA (Non-volatile Cool Mega Array) is a coarse-grain reconfigurable accelerator (CGRA) providing memory elements with spin transfer torque type non-volatile memory technology to keep data when the power gating is applied. Here, in order to reduce the energy for storing data into non-volatile Flip Flops (NVFF)s, a verification mechanism is introduced. The data are written with a storing time much shorter than usual. If the verification result is not correct, the next trial is done until all results are verified. This approach can omit unnecessary energy for using long writing time with margin considering variation and temperature. For NVCMA, we propose a power manager which controls store, restore, verification, sleep-down and wake-up by extending micro-instructions of the original CMA. Sophisticated power management both for storing data into NVFFs and power gating is integrated into the application program, and the content of data memory can be stored in NVFFs as required as well as configuration data and micro-instructions. Total NVFFs are divided into 10 independent domains which can be controlled independently. Power management instructions are designed so as to reduce the number of instructions as possible by using the bit-map registers and compound instructions. By using the short store with verification, the energy for storing data was reduced by 30{\%} in average. The ever-on leakage power is just about 4{\%} of the total leakage which can be saved by the power gating. Compared with the hard-wired implementation, the proposed power manager increases the area by 17.7{\%}, yet the total area overhead is only 4{\%}.",
author = "Takeharu Ikezoe and Hideharu Amano and Junya Akaike and Kimiyoshi Usami and Masaru Kudo and Keizo Hiraga and Yusuke Shuto and Kojiro Yagami",
year = "2019",
month = "2",
day = "13",
doi = "10.1109/RECONFIG.2018.8641712",
language = "English",
series = "2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
editor = "David Andrews and Claudia Feregrino and Rene Cumplido and Dirk Stroobandt",
booktitle = "2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018",

}

TY - GEN

T1 - A coarse grained-reconfigurable accelerator with energy efficient MTJ-based non-volatile flip-flops

AU - Ikezoe, Takeharu

AU - Amano, Hideharu

AU - Akaike, Junya

AU - Usami, Kimiyoshi

AU - Kudo, Masaru

AU - Hiraga, Keizo

AU - Shuto, Yusuke

AU - Yagami, Kojiro

PY - 2019/2/13

Y1 - 2019/2/13

N2 - Recent IoT devices are required to be an extremely low power in idle time, while a certain performance is required in active time. NVCMA (Non-volatile Cool Mega Array) is a coarse-grain reconfigurable accelerator (CGRA) providing memory elements with spin transfer torque type non-volatile memory technology to keep data when the power gating is applied. Here, in order to reduce the energy for storing data into non-volatile Flip Flops (NVFF)s, a verification mechanism is introduced. The data are written with a storing time much shorter than usual. If the verification result is not correct, the next trial is done until all results are verified. This approach can omit unnecessary energy for using long writing time with margin considering variation and temperature. For NVCMA, we propose a power manager which controls store, restore, verification, sleep-down and wake-up by extending micro-instructions of the original CMA. Sophisticated power management both for storing data into NVFFs and power gating is integrated into the application program, and the content of data memory can be stored in NVFFs as required as well as configuration data and micro-instructions. Total NVFFs are divided into 10 independent domains which can be controlled independently. Power management instructions are designed so as to reduce the number of instructions as possible by using the bit-map registers and compound instructions. By using the short store with verification, the energy for storing data was reduced by 30% in average. The ever-on leakage power is just about 4% of the total leakage which can be saved by the power gating. Compared with the hard-wired implementation, the proposed power manager increases the area by 17.7%, yet the total area overhead is only 4%.

AB - Recent IoT devices are required to be an extremely low power in idle time, while a certain performance is required in active time. NVCMA (Non-volatile Cool Mega Array) is a coarse-grain reconfigurable accelerator (CGRA) providing memory elements with spin transfer torque type non-volatile memory technology to keep data when the power gating is applied. Here, in order to reduce the energy for storing data into non-volatile Flip Flops (NVFF)s, a verification mechanism is introduced. The data are written with a storing time much shorter than usual. If the verification result is not correct, the next trial is done until all results are verified. This approach can omit unnecessary energy for using long writing time with margin considering variation and temperature. For NVCMA, we propose a power manager which controls store, restore, verification, sleep-down and wake-up by extending micro-instructions of the original CMA. Sophisticated power management both for storing data into NVFFs and power gating is integrated into the application program, and the content of data memory can be stored in NVFFs as required as well as configuration data and micro-instructions. Total NVFFs are divided into 10 independent domains which can be controlled independently. Power management instructions are designed so as to reduce the number of instructions as possible by using the bit-map registers and compound instructions. By using the short store with verification, the energy for storing data was reduced by 30% in average. The ever-on leakage power is just about 4% of the total leakage which can be saved by the power gating. Compared with the hard-wired implementation, the proposed power manager increases the area by 17.7%, yet the total area overhead is only 4%.

UR - http://www.scopus.com/inward/record.url?scp=85063152853&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85063152853&partnerID=8YFLogxK

U2 - 10.1109/RECONFIG.2018.8641712

DO - 10.1109/RECONFIG.2018.8641712

M3 - Conference contribution

T3 - 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018

BT - 2018 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2018

A2 - Andrews, David

A2 - Feregrino, Claudia

A2 - Cumplido, Rene

A2 - Stroobandt, Dirk

PB - Institute of Electrical and Electronics Engineers Inc.

ER -