A design approach for fine-grained run-time power gating using locally extracted sleep signals

Kimiyoshi Usami, Naoaki Ohkubo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

64 Citations (Scopus)

Abstract

Leakage power dissipation becomes a dominant component in operation power in nanometer devices. This paper describes a design methodology to implement runtime power gating in a fine-grained manner. We propose an approach to use sleep signals that are not off-chip but are extracted locally within the design. By utilizing enable signals in a gated clock design, we automatically partition the design into domains. We then choose the domains that will achieve the gain in energy savings by considering dynamic energy overhead due to turning on/off power switches. To help this decision we derive analytical formulas that estimate the break-even point. For the domains chosen, we create power gating structure by adding power switches and generating control logic to the switches. We experimentally built a design flow and evaluated with a synthesizable RTL code for a microprocessor and a 90nm CMOS device model both used in industry. Results from applying to a datapath showed that the break-even point that achieves the gain exists in the number of enables controlling the power switch. By applying the domains controlled by up to 3 enables achieved the active leakage savings by 83% at the area penalty by 20%.

Original languageEnglish
Title of host publicationIEEE International Conference on Computer Design, ICCD 2006
Pages155-161
Number of pages7
DOIs
Publication statusPublished - 2006
Event24th International Conference on Computer Design 2006, ICCD - San Jose, CA
Duration: 2006 Oct 12006 Oct 4

Other

Other24th International Conference on Computer Design 2006, ICCD
CitySan Jose, CA
Period06/10/106/10/4

Fingerprint

Switches
Microprocessor chips
Clocks
Energy dissipation
Energy conservation
Sleep
Industry

Keywords

  • Design methodology
  • Integrated circuit design
  • Leakage currents
  • Microprocessors

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

Usami, K., & Ohkubo, N. (2006). A design approach for fine-grained run-time power gating using locally extracted sleep signals. In IEEE International Conference on Computer Design, ICCD 2006 (pp. 155-161). [4380809] https://doi.org/10.1109/ICCD.2006.4380809

A design approach for fine-grained run-time power gating using locally extracted sleep signals. / Usami, Kimiyoshi; Ohkubo, Naoaki.

IEEE International Conference on Computer Design, ICCD 2006. 2006. p. 155-161 4380809.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Usami, K & Ohkubo, N 2006, A design approach for fine-grained run-time power gating using locally extracted sleep signals. in IEEE International Conference on Computer Design, ICCD 2006., 4380809, pp. 155-161, 24th International Conference on Computer Design 2006, ICCD, San Jose, CA, 06/10/1. https://doi.org/10.1109/ICCD.2006.4380809
Usami K, Ohkubo N. A design approach for fine-grained run-time power gating using locally extracted sleep signals. In IEEE International Conference on Computer Design, ICCD 2006. 2006. p. 155-161. 4380809 https://doi.org/10.1109/ICCD.2006.4380809
Usami, Kimiyoshi ; Ohkubo, Naoaki. / A design approach for fine-grained run-time power gating using locally extracted sleep signals. IEEE International Conference on Computer Design, ICCD 2006. 2006. pp. 155-161
@inproceedings{22107282e98146d5a438acdfea03bc92,
title = "A design approach for fine-grained run-time power gating using locally extracted sleep signals",
abstract = "Leakage power dissipation becomes a dominant component in operation power in nanometer devices. This paper describes a design methodology to implement runtime power gating in a fine-grained manner. We propose an approach to use sleep signals that are not off-chip but are extracted locally within the design. By utilizing enable signals in a gated clock design, we automatically partition the design into domains. We then choose the domains that will achieve the gain in energy savings by considering dynamic energy overhead due to turning on/off power switches. To help this decision we derive analytical formulas that estimate the break-even point. For the domains chosen, we create power gating structure by adding power switches and generating control logic to the switches. We experimentally built a design flow and evaluated with a synthesizable RTL code for a microprocessor and a 90nm CMOS device model both used in industry. Results from applying to a datapath showed that the break-even point that achieves the gain exists in the number of enables controlling the power switch. By applying the domains controlled by up to 3 enables achieved the active leakage savings by 83{\%} at the area penalty by 20{\%}.",
keywords = "Design methodology, Integrated circuit design, Leakage currents, Microprocessors",
author = "Kimiyoshi Usami and Naoaki Ohkubo",
year = "2006",
doi = "10.1109/ICCD.2006.4380809",
language = "English",
pages = "155--161",
booktitle = "IEEE International Conference on Computer Design, ICCD 2006",

}

TY - GEN

T1 - A design approach for fine-grained run-time power gating using locally extracted sleep signals

AU - Usami, Kimiyoshi

AU - Ohkubo, Naoaki

PY - 2006

Y1 - 2006

N2 - Leakage power dissipation becomes a dominant component in operation power in nanometer devices. This paper describes a design methodology to implement runtime power gating in a fine-grained manner. We propose an approach to use sleep signals that are not off-chip but are extracted locally within the design. By utilizing enable signals in a gated clock design, we automatically partition the design into domains. We then choose the domains that will achieve the gain in energy savings by considering dynamic energy overhead due to turning on/off power switches. To help this decision we derive analytical formulas that estimate the break-even point. For the domains chosen, we create power gating structure by adding power switches and generating control logic to the switches. We experimentally built a design flow and evaluated with a synthesizable RTL code for a microprocessor and a 90nm CMOS device model both used in industry. Results from applying to a datapath showed that the break-even point that achieves the gain exists in the number of enables controlling the power switch. By applying the domains controlled by up to 3 enables achieved the active leakage savings by 83% at the area penalty by 20%.

AB - Leakage power dissipation becomes a dominant component in operation power in nanometer devices. This paper describes a design methodology to implement runtime power gating in a fine-grained manner. We propose an approach to use sleep signals that are not off-chip but are extracted locally within the design. By utilizing enable signals in a gated clock design, we automatically partition the design into domains. We then choose the domains that will achieve the gain in energy savings by considering dynamic energy overhead due to turning on/off power switches. To help this decision we derive analytical formulas that estimate the break-even point. For the domains chosen, we create power gating structure by adding power switches and generating control logic to the switches. We experimentally built a design flow and evaluated with a synthesizable RTL code for a microprocessor and a 90nm CMOS device model both used in industry. Results from applying to a datapath showed that the break-even point that achieves the gain exists in the number of enables controlling the power switch. By applying the domains controlled by up to 3 enables achieved the active leakage savings by 83% at the area penalty by 20%.

KW - Design methodology

KW - Integrated circuit design

KW - Leakage currents

KW - Microprocessors

UR - http://www.scopus.com/inward/record.url?scp=49749148729&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49749148729&partnerID=8YFLogxK

U2 - 10.1109/ICCD.2006.4380809

DO - 10.1109/ICCD.2006.4380809

M3 - Conference contribution

AN - SCOPUS:49749148729

SP - 155

EP - 161

BT - IEEE International Conference on Computer Design, ICCD 2006

ER -