A highly linear open-loop full CMOS high-speed sample-and-hold stage

Khayrollah Hadidi; Masahiro Sasaki; Tadatoshi Watanabe; Daigo Muramatsu; Takashi Matsumoto

A highly linear open-loop full CMOS high-speed sample-and-hold stage

Khayrollah Hadidi, Masahiro Sasaki, Tadatoshi Watanabe, Daigo Muramatsu, Takashi Matsumoto

Research output: Contribution to journal › Article › peer-review

Abstract

Based on a cascode-driver source-follower buffer, and a passive sampling architecture, we have implemented a differential sample-and-hold circuit in a 0.8 μm digital CMOS process. The buffer which eliminates channel length modulation of the driver device behaves very linearly, in low frequencies or sampled-data applications. This is the main reason that this first open-loop CMOS sample-and-hold can achieves very high linearity while functions at very high sampling rate. The circuit achieved -61 dB THD for a 1.42 V_p-p 10 MHz input signal at a 103 MHz sampling rate and -55.9 dB THD for a 1.22 V_p-p 20 MHz at a 101 MHz sampling rate.

Original language	English
Pages (from-to)	261-266
Number of pages	6
Journal	IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Volume	E82-A
Issue number	2
Publication status	Published - 2000 Jan 1
Externally published	Yes

Keywords

CMOS buffers
Full CMOS S/H
Open-loop S/H
S/H
Sample-and-hold

ASJC Scopus subject areas

Signal Processing
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering
Applied Mathematics

Fingerprint Dive into the research topics of 'A highly linear open-loop full CMOS high-speed sample-and-hold stage'. Together they form a unique fingerprint.

Cite this

A highly linear open-loop full CMOS high-speed sample-and-hold stage. / Hadidi, Khayrollah; Sasaki, Masahiro; Watanabe, Tadatoshi; Muramatsu, Daigo; Matsumoto, Takashi.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E82-A, No. 2, 01.01.2000, p. 261-266.

Research output: Contribution to journal › Article › peer-review

@article{11550f47558e498db3d06346f9f4106a,

title = "A highly linear open-loop full CMOS high-speed sample-and-hold stage",

abstract = "Based on a cascode-driver source-follower buffer, and a passive sampling architecture, we have implemented a differential sample-and-hold circuit in a 0.8 μm digital CMOS process. The buffer which eliminates channel length modulation of the driver device behaves very linearly, in low frequencies or sampled-data applications. This is the main reason that this first open-loop CMOS sample-and-hold can achieves very high linearity while functions at very high sampling rate. The circuit achieved -61 dB THD for a 1.42 Vp-p 10 MHz input signal at a 103 MHz sampling rate and -55.9 dB THD for a 1.22 Vp-p 20 MHz at a 101 MHz sampling rate.",

keywords = "CMOS buffers, Full CMOS S/H, Open-loop S/H, S/H, Sample-and-hold",

author = "Khayrollah Hadidi and Masahiro Sasaki and Tadatoshi Watanabe and Daigo Muramatsu and Takashi Matsumoto",

year = "2000",

month = jan,

day = "1",

language = "English",

volume = "E82-A",

pages = "261--266",

journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",

issn = "0916-8508",

publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",

number = "2",

}

TY - JOUR

T1 - A highly linear open-loop full CMOS high-speed sample-and-hold stage

AU - Hadidi, Khayrollah

AU - Sasaki, Masahiro

AU - Watanabe, Tadatoshi

AU - Muramatsu, Daigo

AU - Matsumoto, Takashi

PY - 2000/1/1

Y1 - 2000/1/1

N2 - Based on a cascode-driver source-follower buffer, and a passive sampling architecture, we have implemented a differential sample-and-hold circuit in a 0.8 μm digital CMOS process. The buffer which eliminates channel length modulation of the driver device behaves very linearly, in low frequencies or sampled-data applications. This is the main reason that this first open-loop CMOS sample-and-hold can achieves very high linearity while functions at very high sampling rate. The circuit achieved -61 dB THD for a 1.42 Vp-p 10 MHz input signal at a 103 MHz sampling rate and -55.9 dB THD for a 1.22 Vp-p 20 MHz at a 101 MHz sampling rate.

AB - Based on a cascode-driver source-follower buffer, and a passive sampling architecture, we have implemented a differential sample-and-hold circuit in a 0.8 μm digital CMOS process. The buffer which eliminates channel length modulation of the driver device behaves very linearly, in low frequencies or sampled-data applications. This is the main reason that this first open-loop CMOS sample-and-hold can achieves very high linearity while functions at very high sampling rate. The circuit achieved -61 dB THD for a 1.42 Vp-p 10 MHz input signal at a 103 MHz sampling rate and -55.9 dB THD for a 1.22 Vp-p 20 MHz at a 101 MHz sampling rate.

KW - CMOS buffers

KW - Full CMOS S/H

KW - Open-loop S/H

KW - S/H

KW - Sample-and-hold

UR - http://www.scopus.com/inward/record.url?scp=0033889428&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033889428&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0033889428

VL - E82-A

SP - 261

EP - 266

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 2

ER -

A highly linear open-loop full CMOS high-speed sample-and-hold stage

Abstract

Keywords

ASJC Scopus subject areas

Other files and links

Cite this