A perpetuum mobile 32bit CPU on 65nm SOTB CMOS technology with reverse-body-bias assisted sleep mode

Koichiro Ishibashi, Nobuyuki Sugii, Shiro Kamohara, Kimiyoshi Usami, Hideharu Amano, Kazutoshi Kobayashi, Cong Kha Pham

Research output: Contribution to journalArticle

16 Citations (Scopus)

Abstract

A 32bit CPU, which can operate more than 15 years with 220mAH Li battery, or eternally operate with an energy harvester of in-door light is presented. The CPU was fabricated by using 65nm SOTB CMOS technology (Silicon on Thin Buried oxide) where gate length is 60nm and BOX layer thickness is 10nm. The threshold voltage was designed to be as low as 0.19V so that the CPU operates at over threshold region, even at lower supply voltages down to 0.22V. Large reverse body bias up to -2.5V can be applied to bodies of SOTB devices without increasing gate induced drain leak current to reduce the sleep current of the CPU. It operated at 14MHz and 0.35V with the lowest energy of 13.4 pJ/cycle. The sleep current of 0.14μA at 0.35V with the body bias voltage of -2.5V was obtained. These characteristics are suitable for such new applications as energy harvesting sensor network systems, and long lasting wearable computers.

Original languageEnglish
Pages (from-to)536-543
Number of pages8
JournalIEICE Transactions on Electronics
VolumeE98C
Issue number7
DOIs
Publication statusPublished - 2015 Jul 1

Fingerprint

Program processors
Wearable computers
Harvesters
Energy harvesting
Silicon
Bias voltage
Threshold voltage
Oxides
Sensor networks
Sleep
Electric potential

Keywords

  • Low power design
  • Microprocessor

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

A perpetuum mobile 32bit CPU on 65nm SOTB CMOS technology with reverse-body-bias assisted sleep mode. / Ishibashi, Koichiro; Sugii, Nobuyuki; Kamohara, Shiro; Usami, Kimiyoshi; Amano, Hideharu; Kobayashi, Kazutoshi; Pham, Cong Kha.

In: IEICE Transactions on Electronics, Vol. E98C, No. 7, 01.07.2015, p. 536-543.

Research output: Contribution to journalArticle

Ishibashi, Koichiro ; Sugii, Nobuyuki ; Kamohara, Shiro ; Usami, Kimiyoshi ; Amano, Hideharu ; Kobayashi, Kazutoshi ; Pham, Cong Kha. / A perpetuum mobile 32bit CPU on 65nm SOTB CMOS technology with reverse-body-bias assisted sleep mode. In: IEICE Transactions on Electronics. 2015 ; Vol. E98C, No. 7. pp. 536-543.
@article{b94262b62f674599b809127780c65c57,
title = "A perpetuum mobile 32bit CPU on 65nm SOTB CMOS technology with reverse-body-bias assisted sleep mode",
abstract = "A 32bit CPU, which can operate more than 15 years with 220mAH Li battery, or eternally operate with an energy harvester of in-door light is presented. The CPU was fabricated by using 65nm SOTB CMOS technology (Silicon on Thin Buried oxide) where gate length is 60nm and BOX layer thickness is 10nm. The threshold voltage was designed to be as low as 0.19V so that the CPU operates at over threshold region, even at lower supply voltages down to 0.22V. Large reverse body bias up to -2.5V can be applied to bodies of SOTB devices without increasing gate induced drain leak current to reduce the sleep current of the CPU. It operated at 14MHz and 0.35V with the lowest energy of 13.4 pJ/cycle. The sleep current of 0.14μA at 0.35V with the body bias voltage of -2.5V was obtained. These characteristics are suitable for such new applications as energy harvesting sensor network systems, and long lasting wearable computers.",
keywords = "Low power design, Microprocessor",
author = "Koichiro Ishibashi and Nobuyuki Sugii and Shiro Kamohara and Kimiyoshi Usami and Hideharu Amano and Kazutoshi Kobayashi and Pham, {Cong Kha}",
year = "2015",
month = "7",
day = "1",
doi = "10.1587/transele.E98.C.536",
language = "English",
volume = "E98C",
pages = "536--543",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "7",

}

TY - JOUR

T1 - A perpetuum mobile 32bit CPU on 65nm SOTB CMOS technology with reverse-body-bias assisted sleep mode

AU - Ishibashi, Koichiro

AU - Sugii, Nobuyuki

AU - Kamohara, Shiro

AU - Usami, Kimiyoshi

AU - Amano, Hideharu

AU - Kobayashi, Kazutoshi

AU - Pham, Cong Kha

PY - 2015/7/1

Y1 - 2015/7/1

N2 - A 32bit CPU, which can operate more than 15 years with 220mAH Li battery, or eternally operate with an energy harvester of in-door light is presented. The CPU was fabricated by using 65nm SOTB CMOS technology (Silicon on Thin Buried oxide) where gate length is 60nm and BOX layer thickness is 10nm. The threshold voltage was designed to be as low as 0.19V so that the CPU operates at over threshold region, even at lower supply voltages down to 0.22V. Large reverse body bias up to -2.5V can be applied to bodies of SOTB devices without increasing gate induced drain leak current to reduce the sleep current of the CPU. It operated at 14MHz and 0.35V with the lowest energy of 13.4 pJ/cycle. The sleep current of 0.14μA at 0.35V with the body bias voltage of -2.5V was obtained. These characteristics are suitable for such new applications as energy harvesting sensor network systems, and long lasting wearable computers.

AB - A 32bit CPU, which can operate more than 15 years with 220mAH Li battery, or eternally operate with an energy harvester of in-door light is presented. The CPU was fabricated by using 65nm SOTB CMOS technology (Silicon on Thin Buried oxide) where gate length is 60nm and BOX layer thickness is 10nm. The threshold voltage was designed to be as low as 0.19V so that the CPU operates at over threshold region, even at lower supply voltages down to 0.22V. Large reverse body bias up to -2.5V can be applied to bodies of SOTB devices without increasing gate induced drain leak current to reduce the sleep current of the CPU. It operated at 14MHz and 0.35V with the lowest energy of 13.4 pJ/cycle. The sleep current of 0.14μA at 0.35V with the body bias voltage of -2.5V was obtained. These characteristics are suitable for such new applications as energy harvesting sensor network systems, and long lasting wearable computers.

KW - Low power design

KW - Microprocessor

UR - http://www.scopus.com/inward/record.url?scp=84934758171&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84934758171&partnerID=8YFLogxK

U2 - 10.1587/transele.E98.C.536

DO - 10.1587/transele.E98.C.536

M3 - Article

VL - E98C

SP - 536

EP - 543

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 7

ER -