A scalable 3D heterogeneous multi-core processor with inductive-coupling ThruChip interface

Noriyuki Miura, Yusuke Koizumi, Eiichi Sasaki, Yasuhiro Take, Hiroki Matsutani, Tadahir Kuroda, Hideharu Amano, Ryuichi Sakamoto, Mitaro Namiki, Kimiyoshi Usami, Masaaki Kondo, Hiroshi Nakamura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A scalable heterogeneous multi-core processor is developed. 3D heterogeneous chip stacking of a general-purpose CPU and reconfigurable multi-core accelerators improves computational energy efficiency by proper task assignment and massive parallel computing. The stacked chips interconnect through a scalable 3D Network on Chip (NoC). By simply changing the number of stacked accelerator chips, processor parallelism can be widely scaled. In combination with Dynamic Voltage and Frequency Scaling (DVFS), the energy efficiency can be optimized for various performance requirements. No design change is needed, and hence no additional Non-Recurring Engineering (NRE) cost. An inductive-coupling ThruChip Interface (TCI) is applied to stacked-chip communications, forming a low-cost and robust high-speed 3D NoC. A prototype demonstration system has been developed with 65nm CMOS test chips. Successful system operations including lO-hours continuous Linux OS operation are confirmed for the first time.

Original languageEnglish
Title of host publicationIEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI
DOIs
Publication statusPublished - 2013 Aug 15
Event16th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2013 - Yokohama, Japan
Duration: 2013 Apr 172013 Apr 19

Publication series

NameIEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI

Conference

Conference16th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips 2013
CountryJapan
CityYokohama
Period13/4/1713/4/19

    Fingerprint

ASJC Scopus subject areas

  • Hardware and Architecture

Cite this

Miura, N., Koizumi, Y., Sasaki, E., Take, Y., Matsutani, H., Kuroda, T., Amano, H., Sakamoto, R., Namiki, M., Usami, K., Kondo, M., & Nakamura, H. (2013). A scalable 3D heterogeneous multi-core processor with inductive-coupling ThruChip interface. In IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI [6547916] (IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI). https://doi.org/10.1109/CoolChips.2013.6547916