A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface

Noriyuki Miura, Yusuke Koizumi, Eiichi Sasaki, Yasuhiro Take, Hiroki Matsutani, Tadahiro Kuroda, Hideharu Amano, Ryuichi Sakamoto, Mitaro Namiki, Kimiyoshi Usami, Masaaki Kondo, Hiroshi Nakamura

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Recent battery driven IT devices including smart phone and tablets require versatile functions and high performance with low energy consumption. On the other hand, the initial cost of LSI for design and mask development has increased rapidly, and development of an SoC (System-on-a Chip) for each product has become difficult. Although flexible reconfigurable architectures can be a solution, the performance scalability is also necessary to cope with the wide performance range of products. As a solution, heterogeneous multi-core system using a 3-D wireless inductive coupling interconnect is proposed. This system consists of a MIPS-R3000 compatible embedded CPU and reconfigurable accelerators. Since chips are connected with wireless inductive coupling channels, the number and types of accelerators can be tailored easily depending on the requirement of the product.

LanguageEnglish
Title of host publication2013 IEEE Hot Chips 25 Symposium, HCS 2013
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467388818
DOIs
StatePublished - 2016 May 24
Event25th IEEE Hot Chips Symposium, HCS 2013 - Stanford, United States
Duration: 2013 Aug 25 → 2013 Aug 27

Other

Other25th IEEE Hot Chips Symposium, HCS 2013
CountryUnited States
CityStanford
Period13/8/25 → 13/8/27

Fingerprint

Particle accelerators
Reconfigurable architectures
Program processors
Scalability
Masks
Energy utilization
Costs

ASJC Scopus subject areas

  • Hardware and Architecture

Cite this

Miura, N., Koizumi, Y., Sasaki, E., Take, Y., Matsutani, H., Kuroda, T., ... Nakamura, H. (2016). A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface. In 2013 IEEE Hot Chips 25 Symposium, HCS 2013 [7478328] Institute of Electrical and Electronics Engineers Inc.. DOI: 10.1109/HOTCHIPS.2013.7478328

A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface. / Miura, Noriyuki; Koizumi, Yusuke; Sasaki, Eiichi; Take, Yasuhiro; Matsutani, Hiroki; Kuroda, Tadahiro; Amano, Hideharu; Sakamoto, Ryuichi; Namiki, Mitaro; Usami, Kimiyoshi; Kondo, Masaaki; Nakamura, Hiroshi.

2013 IEEE Hot Chips 25 Symposium, HCS 2013. Institute of Electrical and Electronics Engineers Inc., 2016. 7478328.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Miura, N, Koizumi, Y, Sasaki, E, Take, Y, Matsutani, H, Kuroda, T, Amano, H, Sakamoto, R, Namiki, M, Usami, K, Kondo, M & Nakamura, H 2016, A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface. in 2013 IEEE Hot Chips 25 Symposium, HCS 2013., 7478328, Institute of Electrical and Electronics Engineers Inc., 25th IEEE Hot Chips Symposium, HCS 2013, Stanford, United States, 13/8/25. DOI: 10.1109/HOTCHIPS.2013.7478328
Miura N, Koizumi Y, Sasaki E, Take Y, Matsutani H, Kuroda T et al. A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface. In 2013 IEEE Hot Chips 25 Symposium, HCS 2013. Institute of Electrical and Electronics Engineers Inc.2016. 7478328. Available from, DOI: 10.1109/HOTCHIPS.2013.7478328
Miura, Noriyuki ; Koizumi, Yusuke ; Sasaki, Eiichi ; Take, Yasuhiro ; Matsutani, Hiroki ; Kuroda, Tadahiro ; Amano, Hideharu ; Sakamoto, Ryuichi ; Namiki, Mitaro ; Usami, Kimiyoshi ; Kondo, Masaaki ; Nakamura, Hiroshi. / A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface. 2013 IEEE Hot Chips 25 Symposium, HCS 2013. Institute of Electrical and Electronics Engineers Inc., 2016.
@inproceedings{2d0ab2e489fb4ee5b8e35c9173d2b21d,
title = "A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface",
abstract = "Recent battery driven IT devices including smart phone and tablets require versatile functions and high performance with low energy consumption. On the other hand, the initial cost of LSI for design and mask development has increased rapidly, and development of an SoC (System-on-a Chip) for each product has become difficult. Although flexible reconfigurable architectures can be a solution, the performance scalability is also necessary to cope with the wide performance range of products. As a solution, heterogeneous multi-core system using a 3-D wireless inductive coupling interconnect is proposed. This system consists of a MIPS-R3000 compatible embedded CPU and reconfigurable accelerators. Since chips are connected with wireless inductive coupling channels, the number and types of accelerators can be tailored easily depending on the requirement of the product.",
author = "Noriyuki Miura and Yusuke Koizumi and Eiichi Sasaki and Yasuhiro Take and Hiroki Matsutani and Tadahiro Kuroda and Hideharu Amano and Ryuichi Sakamoto and Mitaro Namiki and Kimiyoshi Usami and Masaaki Kondo and Hiroshi Nakamura",
year = "2016",
month = "5",
day = "24",
doi = "10.1109/HOTCHIPS.2013.7478328",
language = "English",
booktitle = "2013 IEEE Hot Chips 25 Symposium, HCS 2013",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface

AU - Miura,Noriyuki

AU - Koizumi,Yusuke

AU - Sasaki,Eiichi

AU - Take,Yasuhiro

AU - Matsutani,Hiroki

AU - Kuroda,Tadahiro

AU - Amano,Hideharu

AU - Sakamoto,Ryuichi

AU - Namiki,Mitaro

AU - Usami,Kimiyoshi

AU - Kondo,Masaaki

AU - Nakamura,Hiroshi

PY - 2016/5/24

Y1 - 2016/5/24

N2 - Recent battery driven IT devices including smart phone and tablets require versatile functions and high performance with low energy consumption. On the other hand, the initial cost of LSI for design and mask development has increased rapidly, and development of an SoC (System-on-a Chip) for each product has become difficult. Although flexible reconfigurable architectures can be a solution, the performance scalability is also necessary to cope with the wide performance range of products. As a solution, heterogeneous multi-core system using a 3-D wireless inductive coupling interconnect is proposed. This system consists of a MIPS-R3000 compatible embedded CPU and reconfigurable accelerators. Since chips are connected with wireless inductive coupling channels, the number and types of accelerators can be tailored easily depending on the requirement of the product.

AB - Recent battery driven IT devices including smart phone and tablets require versatile functions and high performance with low energy consumption. On the other hand, the initial cost of LSI for design and mask development has increased rapidly, and development of an SoC (System-on-a Chip) for each product has become difficult. Although flexible reconfigurable architectures can be a solution, the performance scalability is also necessary to cope with the wide performance range of products. As a solution, heterogeneous multi-core system using a 3-D wireless inductive coupling interconnect is proposed. This system consists of a MIPS-R3000 compatible embedded CPU and reconfigurable accelerators. Since chips are connected with wireless inductive coupling channels, the number and types of accelerators can be tailored easily depending on the requirement of the product.

UR - http://www.scopus.com/inward/record.url?scp=84979231189&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84979231189&partnerID=8YFLogxK

U2 - 10.1109/HOTCHIPS.2013.7478328

DO - 10.1109/HOTCHIPS.2013.7478328

M3 - Conference contribution

BT - 2013 IEEE Hot Chips 25 Symposium, HCS 2013

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Access to Document