An energy-efficient floorplan driven high-level synthesis algorithm for multiple clock domains design

Shin Ya Abe, Youhua Shi, Kimiyoshi Usami, Masao Yanagisawa, Nozomu Togawa

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

In this paper, we first propose an HDR-mcd architecture, which integrates periodically all-in-phase based multiple clock domains and multi-cycle interconnect communication into high-level synthesis. In HDR-mcd, an entire chip is divided into several huddles. Huddles can realize synchronization between different clock domains in which interconnection delay should be considered during high-level synthesis. Next, we propose a high-level synthesis algorithm for HDR-mcd, which can reduce energy consumption by optimizing configuration and placement of huddles. Experimental results show that the proposed method achieves 32.5% energy-saving compared with the existing single clock domain based methods

Original languageEnglish
Pages (from-to)1376-1391
Number of pages16
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE98A
Issue number7
DOIs
Publication statusPublished - 2015 Jul 1

Fingerprint

Clocks
Energy conservation
Synchronization
Energy utilization
Communication
High level synthesis

Keywords

  • Energy-optimization
  • High-level synthesis
  • Interconnection delay
  • Multiple clock domains

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

An energy-efficient floorplan driven high-level synthesis algorithm for multiple clock domains design. / Abe, Shin Ya; Shi, Youhua; Usami, Kimiyoshi; Yanagisawa, Masao; Togawa, Nozomu.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E98A, No. 7, 01.07.2015, p. 1376-1391.

Research output: Contribution to journalArticle

@article{637e7674ef184e619d24aef687fb0f9f,
title = "An energy-efficient floorplan driven high-level synthesis algorithm for multiple clock domains design",
abstract = "In this paper, we first propose an HDR-mcd architecture, which integrates periodically all-in-phase based multiple clock domains and multi-cycle interconnect communication into high-level synthesis. In HDR-mcd, an entire chip is divided into several huddles. Huddles can realize synchronization between different clock domains in which interconnection delay should be considered during high-level synthesis. Next, we propose a high-level synthesis algorithm for HDR-mcd, which can reduce energy consumption by optimizing configuration and placement of huddles. Experimental results show that the proposed method achieves 32.5{\%} energy-saving compared with the existing single clock domain based methods",
keywords = "Energy-optimization, High-level synthesis, Interconnection delay, Multiple clock domains",
author = "Abe, {Shin Ya} and Youhua Shi and Kimiyoshi Usami and Masao Yanagisawa and Nozomu Togawa",
year = "2015",
month = "7",
day = "1",
doi = "10.1587/transfun.E98.A.1376",
language = "English",
volume = "E98A",
pages = "1376--1391",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "7",

}

TY - JOUR

T1 - An energy-efficient floorplan driven high-level synthesis algorithm for multiple clock domains design

AU - Abe, Shin Ya

AU - Shi, Youhua

AU - Usami, Kimiyoshi

AU - Yanagisawa, Masao

AU - Togawa, Nozomu

PY - 2015/7/1

Y1 - 2015/7/1

N2 - In this paper, we first propose an HDR-mcd architecture, which integrates periodically all-in-phase based multiple clock domains and multi-cycle interconnect communication into high-level synthesis. In HDR-mcd, an entire chip is divided into several huddles. Huddles can realize synchronization between different clock domains in which interconnection delay should be considered during high-level synthesis. Next, we propose a high-level synthesis algorithm for HDR-mcd, which can reduce energy consumption by optimizing configuration and placement of huddles. Experimental results show that the proposed method achieves 32.5% energy-saving compared with the existing single clock domain based methods

AB - In this paper, we first propose an HDR-mcd architecture, which integrates periodically all-in-phase based multiple clock domains and multi-cycle interconnect communication into high-level synthesis. In HDR-mcd, an entire chip is divided into several huddles. Huddles can realize synchronization between different clock domains in which interconnection delay should be considered during high-level synthesis. Next, we propose a high-level synthesis algorithm for HDR-mcd, which can reduce energy consumption by optimizing configuration and placement of huddles. Experimental results show that the proposed method achieves 32.5% energy-saving compared with the existing single clock domain based methods

KW - Energy-optimization

KW - High-level synthesis

KW - Interconnection delay

KW - Multiple clock domains

UR - http://www.scopus.com/inward/record.url?scp=84937597988&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84937597988&partnerID=8YFLogxK

U2 - 10.1587/transfun.E98.A.1376

DO - 10.1587/transfun.E98.A.1376

M3 - Article

VL - E98A

SP - 1376

EP - 1391

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 7

ER -