An SoC platform with on-chip web interface for in-field monitoring

Tetsuya Iizuka, Daisuke Nakamura, Hiroaki Yoshida, Satoshi Komatsu, Masahiro Sasaki, Makoto Ikeda, Kunihiro Asada

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

As the VLSI technologies scale down to the nanometer regime, the circuit design and verification processes have become more and more complex and a reliable operation of VLSI becomes sensitive to the PVT (Process, Voltage, and Temperature) variations. Therefore, the LSI test only before the shipment to screen out the initial failures has been insufficient to ensure the reliable in-field operation of LSI. In this paper, we propose an SoC platform with on-chip web interface to realize an in-field LSI testing and an easy access to the on-chip LSI monitoring circuits such as scan registers, temperature sensors, and so on. We can control the on-chip monitoring systems through the web interface, and can monitor the LSI correct operations from remote locations using the proposed platform. Therefore, the proposed SoC platform realizes the LSI functionality monitoring even after the shipment and can test the in-field operation of LSI. This platform consists of 16-bit CPU, 64K words of instruction/data memory, and 10Base-T ethernet interface. A preliminary version of the proposed platform was implemented on 0.18μm standard CMOS process. The area overhead is 8.44mm2 on 0.18μm process, and is estimated to scale down to about 1mm2 on 65nm process.

Original languageEnglish
Title of host publication2009 International SoC Design Conference, ISOCC 2009
Pages208-211
Number of pages4
DOIs
Publication statusPublished - 2009
Externally publishedYes
Event2009 International SoC Design Conference, ISOCC 2009 - Busan
Duration: 2009 Nov 222009 Nov 24

Other

Other2009 International SoC Design Conference, ISOCC 2009
CityBusan
Period09/11/2209/11/24

Fingerprint

Monitoring
Networks (circuits)
Temperature sensors
Ethernet
Interfaces (computer)
Program processors
Data storage equipment
Testing
Electric potential
System-on-chip
Temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Iizuka, T., Nakamura, D., Yoshida, H., Komatsu, S., Sasaki, M., Ikeda, M., & Asada, K. (2009). An SoC platform with on-chip web interface for in-field monitoring. In 2009 International SoC Design Conference, ISOCC 2009 (pp. 208-211). [5423911] https://doi.org/10.1109/SOCDC.2009.5423911

An SoC platform with on-chip web interface for in-field monitoring. / Iizuka, Tetsuya; Nakamura, Daisuke; Yoshida, Hiroaki; Komatsu, Satoshi; Sasaki, Masahiro; Ikeda, Makoto; Asada, Kunihiro.

2009 International SoC Design Conference, ISOCC 2009. 2009. p. 208-211 5423911.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Iizuka, T, Nakamura, D, Yoshida, H, Komatsu, S, Sasaki, M, Ikeda, M & Asada, K 2009, An SoC platform with on-chip web interface for in-field monitoring. in 2009 International SoC Design Conference, ISOCC 2009., 5423911, pp. 208-211, 2009 International SoC Design Conference, ISOCC 2009, Busan, 09/11/22. https://doi.org/10.1109/SOCDC.2009.5423911
Iizuka T, Nakamura D, Yoshida H, Komatsu S, Sasaki M, Ikeda M et al. An SoC platform with on-chip web interface for in-field monitoring. In 2009 International SoC Design Conference, ISOCC 2009. 2009. p. 208-211. 5423911 https://doi.org/10.1109/SOCDC.2009.5423911
Iizuka, Tetsuya ; Nakamura, Daisuke ; Yoshida, Hiroaki ; Komatsu, Satoshi ; Sasaki, Masahiro ; Ikeda, Makoto ; Asada, Kunihiro. / An SoC platform with on-chip web interface for in-field monitoring. 2009 International SoC Design Conference, ISOCC 2009. 2009. pp. 208-211
@inproceedings{c5f00d70711549ac9d980574a14863a8,
title = "An SoC platform with on-chip web interface for in-field monitoring",
abstract = "As the VLSI technologies scale down to the nanometer regime, the circuit design and verification processes have become more and more complex and a reliable operation of VLSI becomes sensitive to the PVT (Process, Voltage, and Temperature) variations. Therefore, the LSI test only before the shipment to screen out the initial failures has been insufficient to ensure the reliable in-field operation of LSI. In this paper, we propose an SoC platform with on-chip web interface to realize an in-field LSI testing and an easy access to the on-chip LSI monitoring circuits such as scan registers, temperature sensors, and so on. We can control the on-chip monitoring systems through the web interface, and can monitor the LSI correct operations from remote locations using the proposed platform. Therefore, the proposed SoC platform realizes the LSI functionality monitoring even after the shipment and can test the in-field operation of LSI. This platform consists of 16-bit CPU, 64K words of instruction/data memory, and 10Base-T ethernet interface. A preliminary version of the proposed platform was implemented on 0.18μm standard CMOS process. The area overhead is 8.44mm2 on 0.18μm process, and is estimated to scale down to about 1mm2 on 65nm process.",
author = "Tetsuya Iizuka and Daisuke Nakamura and Hiroaki Yoshida and Satoshi Komatsu and Masahiro Sasaki and Makoto Ikeda and Kunihiro Asada",
year = "2009",
doi = "10.1109/SOCDC.2009.5423911",
language = "English",
isbn = "9781424450343",
pages = "208--211",
booktitle = "2009 International SoC Design Conference, ISOCC 2009",

}

TY - GEN

T1 - An SoC platform with on-chip web interface for in-field monitoring

AU - Iizuka, Tetsuya

AU - Nakamura, Daisuke

AU - Yoshida, Hiroaki

AU - Komatsu, Satoshi

AU - Sasaki, Masahiro

AU - Ikeda, Makoto

AU - Asada, Kunihiro

PY - 2009

Y1 - 2009

N2 - As the VLSI technologies scale down to the nanometer regime, the circuit design and verification processes have become more and more complex and a reliable operation of VLSI becomes sensitive to the PVT (Process, Voltage, and Temperature) variations. Therefore, the LSI test only before the shipment to screen out the initial failures has been insufficient to ensure the reliable in-field operation of LSI. In this paper, we propose an SoC platform with on-chip web interface to realize an in-field LSI testing and an easy access to the on-chip LSI monitoring circuits such as scan registers, temperature sensors, and so on. We can control the on-chip monitoring systems through the web interface, and can monitor the LSI correct operations from remote locations using the proposed platform. Therefore, the proposed SoC platform realizes the LSI functionality monitoring even after the shipment and can test the in-field operation of LSI. This platform consists of 16-bit CPU, 64K words of instruction/data memory, and 10Base-T ethernet interface. A preliminary version of the proposed platform was implemented on 0.18μm standard CMOS process. The area overhead is 8.44mm2 on 0.18μm process, and is estimated to scale down to about 1mm2 on 65nm process.

AB - As the VLSI technologies scale down to the nanometer regime, the circuit design and verification processes have become more and more complex and a reliable operation of VLSI becomes sensitive to the PVT (Process, Voltage, and Temperature) variations. Therefore, the LSI test only before the shipment to screen out the initial failures has been insufficient to ensure the reliable in-field operation of LSI. In this paper, we propose an SoC platform with on-chip web interface to realize an in-field LSI testing and an easy access to the on-chip LSI monitoring circuits such as scan registers, temperature sensors, and so on. We can control the on-chip monitoring systems through the web interface, and can monitor the LSI correct operations from remote locations using the proposed platform. Therefore, the proposed SoC platform realizes the LSI functionality monitoring even after the shipment and can test the in-field operation of LSI. This platform consists of 16-bit CPU, 64K words of instruction/data memory, and 10Base-T ethernet interface. A preliminary version of the proposed platform was implemented on 0.18μm standard CMOS process. The area overhead is 8.44mm2 on 0.18μm process, and is estimated to scale down to about 1mm2 on 65nm process.

UR - http://www.scopus.com/inward/record.url?scp=77951483759&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951483759&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2009.5423911

DO - 10.1109/SOCDC.2009.5423911

M3 - Conference contribution

AN - SCOPUS:77951483759

SN - 9781424450343

SP - 208

EP - 211

BT - 2009 International SoC Design Conference, ISOCC 2009

ER -