An Ultralow-Power-Consumption, High-Speed, GaAs 256/258 Dual-Modulus Prescaler IC

Tadashi Maeda, Shigeki Wada, Masatoshi Tokushima, Masaoki Ishikawa, Jin Yamazaki, Masahiro Fujii

Research output: Contribution to journal › Article

11 Citations (Scopus)

Abstract

A GaAs divide - by -256/258 dual-modulus static prescaler is described. The prescaler has a pulse-swallow counter-type architecture and quasi-differential switch flip-flops as its basic circuit architecture. For the input buffer circuit, a circuit called a source-coupled push-pull circuit has been developed that can generate high-frequency complementary signals from a single-phase signal at a low supply voltage. This IC operates at up to 14.5 GHz with a power consumption of 22 mW. The power consumption is less than 1/50 of the previously reported prescalers that can operate above 10 GHz.

Original languageEnglish
Pages (from-to)212-217
Number of pages6
JournalIEEE Journal of Solid-State Circuits
Volume34
Issue number2
DOIs
Publication statusPublished - 1999
Externally publishedYes

Fingerprint

Electric power utilization
Networks (circuits)
Buffer circuits
Flip flop circuits
Switches
Electric potential

Keywords

  • Coupled field
  • Direct
  • Dual-modulus prescaler
  • Effect
  • Flip-flop
  • GaAs
  • Heterojunction field-effect transistor (HJFET)
  • Low power consumption
  • Low supply voltage
  • Transistor logic (DCFL)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

An Ultralow-Power-Consumption, High-Speed, GaAs 256/258 Dual-Modulus Prescaler IC. / Maeda, Tadashi; Wada, Shigeki; Tokushima, Masatoshi; Ishikawa, Masaoki; Yamazaki, Jin; Fujii, Masahiro.

In: IEEE Journal of Solid-State Circuits, Vol. 34, No. 2, 1999, p. 212-217.

Research output: Contribution to journal › Article

Maeda, T, Wada, S, Tokushima, M, Ishikawa, M, Yamazaki, J & Fujii, M 1999, 'An Ultralow-Power-Consumption, High-Speed, GaAs 256/258 Dual-Modulus Prescaler IC', IEEE Journal of Solid-State Circuits, vol. 34, no. 2, pp. 212-217. https://doi.org/10.1109/4.743778
Maeda T, Wada S, Tokushima M, Ishikawa M, Yamazaki J, Fujii M. An Ultralow-Power-Consumption, High-Speed, GaAs 256/258 Dual-Modulus Prescaler IC. IEEE Journal of Solid-State Circuits. 1999;34(2):212-217. https://doi.org/10.1109/4.743778
Maeda, Tadashi ; Wada, Shigeki ; Tokushima, Masatoshi ; Ishikawa, Masaoki ; Yamazaki, Jin ; Fujii, Masahiro. / An Ultralow-Power-Consumption, High-Speed, GaAs 256/258 Dual-Modulus Prescaler IC. In: IEEE Journal of Solid-State Circuits. 1999 ; Vol. 34, No. 2. pp. 212-217.
@article{0c0fe0216a4e44c2ab64b8f91cbc6437,
title = "An Ultralow-Power-Consumption, High-Speed, GaAs 256/258 Dual-Modulus Prescaler IC",
abstract = "A GaAs divide - by -256/258 dual-modulus static prescaler is described. The prescaler has a pulse-swallow counter-type architecture and quasi-differential switch flip-flops as its basic circuit architecture. For the input buffer circuit, a circuit called a source-coupled push-pull circuit has been developed that can generate high-frequency complementary signals from a single-phase signal at a low supply voltage. This IC operates at up to 14.5 GHz with a power consumption of 22 mW. The power consumption is less than 1/50 of the previously reported prescalers that can operate above 10 GHz.",
keywords = "Coupled field, Direct, Dual-modulus prescaler, Effect, Flip-flop, GaAs, Heterojunction field-effect transistor (HJFET), Low power consumption, Low supply voltage, Transistor logic (DCFL)",
author = "Tadashi Maeda and Shigeki Wada and Masatoshi Tokushima and Masaoki Ishikawa and Jin Yamazaki and Masahiro Fujii",
year = "1999",
doi = "10.1109/4.743778",
language = "English",
volume = "34",
pages = "212--217",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - An Ultralow-Power-Consumption, High-Speed, GaAs 256/258 Dual-Modulus Prescaler IC

AU - Maeda, Tadashi

AU - Wada, Shigeki

AU - Tokushima, Masatoshi

AU - Ishikawa, Masaoki

AU - Yamazaki, Jin

AU - Fujii, Masahiro

PY - 1999

Y1 - 1999

N2 - A GaAs divide - by -256/258 dual-modulus static prescaler is described. The prescaler has a pulse-swallow counter-type architecture and quasi-differential switch flip-flops as its basic circuit architecture. For the input buffer circuit, a circuit called a source-coupled push-pull circuit has been developed that can generate high-frequency complementary signals from a single-phase signal at a low supply voltage. This IC operates at up to 14.5 GHz with a power consumption of 22 mW. The power consumption is less than 1/50 of the previously reported prescalers that can operate above 10 GHz.

AB - A GaAs divide - by -256/258 dual-modulus static prescaler is described. The prescaler has a pulse-swallow counter-type architecture and quasi-differential switch flip-flops as its basic circuit architecture. For the input buffer circuit, a circuit called a source-coupled push-pull circuit has been developed that can generate high-frequency complementary signals from a single-phase signal at a low supply voltage. This IC operates at up to 14.5 GHz with a power consumption of 22 mW. The power consumption is less than 1/50 of the previously reported prescalers that can operate above 10 GHz.

KW - Coupled field

KW - Direct

KW - Dual-modulus prescaler

KW - Effect

KW - Flip-flop

KW - GaAs

KW - Heterojunction field-effect transistor (HJFET)

KW - Low power consumption

KW - Low supply voltage

KW - Transistor logic (DCFL)

UR - http://www.scopus.com/inward/record.url?scp=0033078198&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033078198&partnerID=8YFLogxK

U2 - 10.1109/4.743778

DO - 10.1109/4.743778

M3 - Article

VL - 34

SP - 212

EP - 217

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 2

ER -

Access to Document