Analysis of removal of surface-state-related lags and current slump in GaAs FETs

H. Hafiz, Masatoshi Kumeno, Kazushige Horio

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Two-dimensional transient analysis of field-plate GaAs MESFETs is performed by considering surface states in the region from the gate toward the drain. Quasi-pulsed current-voltage curves are derived from the transient characteristics. It is shown that drain lag and current slump because of surface states are reduced by introducing a field plate longer than the surface-state region. Dependence of drain lag, gate lag, and current slump on the field-plate length and SiO2 passivation layer thickness is studied, indicating that the lags and current slump can be completely removed in a case with a thin SiO2 layer.

Original languageEnglish
Article number6603270
Pages (from-to)1361-1363
Number of pages3
JournalIEEE Electron Device Letters
Volume34
Issue number11
DOIs
Publication statusPublished - 2013 Nov 13

Keywords

  • 2-D analysis
  • GaAs field effect transistor (FET)
  • current slump
  • drain lag
  • gate lag
  • surface state

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Analysis of removal of surface-state-related lags and current slump in GaAs FETs'. Together they form a unique fingerprint.

  • Cite this