Automated low-power technique exploiting multiple supply voltages applied to a media processor

Kimiyoshi Usami, Mutsunori Igarashi, Fumihiro Minami, Takashi Ishikawa, Masahiro Kanazawa, Makoto Ichida, Kazutaka Nogami

Research output: Contribution to journalArticle

191 Citations (Scopus)

Abstract

This paper describes an automated design technique to reduce power by making use of two supply voltages. The technique consists of structure synthesis, placement, and routing. The structure synthesizer clusters the gates off the critical paths so as to supply the reduced voltage to save power. The placement and routing tool assigns either the reduced voltage or the unreduced one to each row so as to minimize the area overhead. The reduced supply voltage is also exploited in a clock tree to reduce power. Combining these techniques together, we applied it to a media processor chip. The combined technique reduced the power by 47% in random-logic modules and by 73% in the clock tree, while keeping the performance.

Original languageEnglish
Pages (from-to)463-471
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Volume33
Issue number3
DOIs
Publication statusPublished - 1998 Mar
Externally publishedYes

Fingerprint

Electric potential
Clocks

Keywords

  • Clocks
  • CMOS integrated circuits
  • Design automation
  • Flip-flops
  • Integrated circuit layout
  • Low power
  • Timing
  • Voltage

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Automated low-power technique exploiting multiple supply voltages applied to a media processor. / Usami, Kimiyoshi; Igarashi, Mutsunori; Minami, Fumihiro; Ishikawa, Takashi; Kanazawa, Masahiro; Ichida, Makoto; Nogami, Kazutaka.

In: IEEE Journal of Solid-State Circuits, Vol. 33, No. 3, 03.1998, p. 463-471.

Research output: Contribution to journalArticle

Usami, K, Igarashi, M, Minami, F, Ishikawa, T, Kanazawa, M, Ichida, M & Nogami, K 1998, 'Automated low-power technique exploiting multiple supply voltages applied to a media processor', IEEE Journal of Solid-State Circuits, vol. 33, no. 3, pp. 463-471. https://doi.org/10.1109/4.661212
Usami, Kimiyoshi ; Igarashi, Mutsunori ; Minami, Fumihiro ; Ishikawa, Takashi ; Kanazawa, Masahiro ; Ichida, Makoto ; Nogami, Kazutaka. / Automated low-power technique exploiting multiple supply voltages applied to a media processor. In: IEEE Journal of Solid-State Circuits. 1998 ; Vol. 33, No. 3. pp. 463-471.
@article{a8d81561851a44b68af905af176878dd,
title = "Automated low-power technique exploiting multiple supply voltages applied to a media processor",
abstract = "This paper describes an automated design technique to reduce power by making use of two supply voltages. The technique consists of structure synthesis, placement, and routing. The structure synthesizer clusters the gates off the critical paths so as to supply the reduced voltage to save power. The placement and routing tool assigns either the reduced voltage or the unreduced one to each row so as to minimize the area overhead. The reduced supply voltage is also exploited in a clock tree to reduce power. Combining these techniques together, we applied it to a media processor chip. The combined technique reduced the power by 47{\%} in random-logic modules and by 73{\%} in the clock tree, while keeping the performance.",
keywords = "Clocks, CMOS integrated circuits, Design automation, Flip-flops, Integrated circuit layout, Low power, Timing, Voltage",
author = "Kimiyoshi Usami and Mutsunori Igarashi and Fumihiro Minami and Takashi Ishikawa and Masahiro Kanazawa and Makoto Ichida and Kazutaka Nogami",
year = "1998",
month = "3",
doi = "10.1109/4.661212",
language = "English",
volume = "33",
pages = "463--471",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - Automated low-power technique exploiting multiple supply voltages applied to a media processor

AU - Usami, Kimiyoshi

AU - Igarashi, Mutsunori

AU - Minami, Fumihiro

AU - Ishikawa, Takashi

AU - Kanazawa, Masahiro

AU - Ichida, Makoto

AU - Nogami, Kazutaka

PY - 1998/3

Y1 - 1998/3

N2 - This paper describes an automated design technique to reduce power by making use of two supply voltages. The technique consists of structure synthesis, placement, and routing. The structure synthesizer clusters the gates off the critical paths so as to supply the reduced voltage to save power. The placement and routing tool assigns either the reduced voltage or the unreduced one to each row so as to minimize the area overhead. The reduced supply voltage is also exploited in a clock tree to reduce power. Combining these techniques together, we applied it to a media processor chip. The combined technique reduced the power by 47% in random-logic modules and by 73% in the clock tree, while keeping the performance.

AB - This paper describes an automated design technique to reduce power by making use of two supply voltages. The technique consists of structure synthesis, placement, and routing. The structure synthesizer clusters the gates off the critical paths so as to supply the reduced voltage to save power. The placement and routing tool assigns either the reduced voltage or the unreduced one to each row so as to minimize the area overhead. The reduced supply voltage is also exploited in a clock tree to reduce power. Combining these techniques together, we applied it to a media processor chip. The combined technique reduced the power by 47% in random-logic modules and by 73% in the clock tree, while keeping the performance.

KW - Clocks

KW - CMOS integrated circuits

KW - Design automation

KW - Flip-flops

KW - Integrated circuit layout

KW - Low power

KW - Timing

KW - Voltage

UR - http://www.scopus.com/inward/record.url?scp=0032022688&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032022688&partnerID=8YFLogxK

U2 - 10.1109/4.661212

DO - 10.1109/4.661212

M3 - Article

AN - SCOPUS:0032022688

VL - 33

SP - 463

EP - 471

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 3

ER -