Buffer-trapping effects on drain lag and power compression in GaN FET

Kazushige Horio, K. Yonemoto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

Buffer-trapping effects in a GaN MESFET are studied by two-dimensional transient simulation. A three-level compensation model is adopted for a semi-insulating buffer layer where a shallow donor, a deep donor and a deep acceptor are considered. It is shown that when the drain voltage VD is raised, the drain current overshoots the steady-state value, and when V D is lowered, the drain current remains at a low value for some periods, showing drain lag behavior. This drain lag is shown to become a cause of so-called power compression in the GaN MESFET.

Original languageEnglish
Title of host publicationPhysica Status Solidi C: Conferences
Pages2635-2638
Number of pages4
Volume2
Edition7
DOIs
Publication statusPublished - 2005

Fingerprint

time lag
field effect transistors
buffers
trapping
causes
electric potential
simulation

ASJC Scopus subject areas

  • Condensed Matter Physics

Cite this

Horio, K., & Yonemoto, K. (2005). Buffer-trapping effects on drain lag and power compression in GaN FET. In Physica Status Solidi C: Conferences (7 ed., Vol. 2, pp. 2635-2638) https://doi.org/10.1002/pssc.200461311

Buffer-trapping effects on drain lag and power compression in GaN FET. / Horio, Kazushige; Yonemoto, K.

Physica Status Solidi C: Conferences. Vol. 2 7. ed. 2005. p. 2635-2638.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Horio, K & Yonemoto, K 2005, Buffer-trapping effects on drain lag and power compression in GaN FET. in Physica Status Solidi C: Conferences. 7 edn, vol. 2, pp. 2635-2638. https://doi.org/10.1002/pssc.200461311
Horio K, Yonemoto K. Buffer-trapping effects on drain lag and power compression in GaN FET. In Physica Status Solidi C: Conferences. 7 ed. Vol. 2. 2005. p. 2635-2638 https://doi.org/10.1002/pssc.200461311
Horio, Kazushige ; Yonemoto, K. / Buffer-trapping effects on drain lag and power compression in GaN FET. Physica Status Solidi C: Conferences. Vol. 2 7. ed. 2005. pp. 2635-2638
@inproceedings{439049cce0774eb1b35e2dbcd209219c,
title = "Buffer-trapping effects on drain lag and power compression in GaN FET",
abstract = "Buffer-trapping effects in a GaN MESFET are studied by two-dimensional transient simulation. A three-level compensation model is adopted for a semi-insulating buffer layer where a shallow donor, a deep donor and a deep acceptor are considered. It is shown that when the drain voltage VD is raised, the drain current overshoots the steady-state value, and when V D is lowered, the drain current remains at a low value for some periods, showing drain lag behavior. This drain lag is shown to become a cause of so-called power compression in the GaN MESFET.",
author = "Kazushige Horio and K. Yonemoto",
year = "2005",
doi = "10.1002/pssc.200461311",
language = "English",
volume = "2",
pages = "2635--2638",
booktitle = "Physica Status Solidi C: Conferences",
edition = "7",

}

TY - GEN

T1 - Buffer-trapping effects on drain lag and power compression in GaN FET

AU - Horio, Kazushige

AU - Yonemoto, K.

PY - 2005

Y1 - 2005

N2 - Buffer-trapping effects in a GaN MESFET are studied by two-dimensional transient simulation. A three-level compensation model is adopted for a semi-insulating buffer layer where a shallow donor, a deep donor and a deep acceptor are considered. It is shown that when the drain voltage VD is raised, the drain current overshoots the steady-state value, and when V D is lowered, the drain current remains at a low value for some periods, showing drain lag behavior. This drain lag is shown to become a cause of so-called power compression in the GaN MESFET.

AB - Buffer-trapping effects in a GaN MESFET are studied by two-dimensional transient simulation. A three-level compensation model is adopted for a semi-insulating buffer layer where a shallow donor, a deep donor and a deep acceptor are considered. It is shown that when the drain voltage VD is raised, the drain current overshoots the steady-state value, and when V D is lowered, the drain current remains at a low value for some periods, showing drain lag behavior. This drain lag is shown to become a cause of so-called power compression in the GaN MESFET.

UR - http://www.scopus.com/inward/record.url?scp=27344434560&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=27344434560&partnerID=8YFLogxK

U2 - 10.1002/pssc.200461311

DO - 10.1002/pssc.200461311

M3 - Conference contribution

VL - 2

SP - 2635

EP - 2638

BT - Physica Status Solidi C: Conferences

ER -