Chip-level performance maximization using ASIS (application-specific interconnect structure) wiring design concept for 45 nm CMOS generation

Noriaki Oda, Hironori Imura, Naoyoshi Kawahara, Masayoshi Tagami, Hiroyuki Kunishima, Shuji Sone, Sadayuki Ohnishi, Kenta Yamada, Yumi Kakuhara, Makoto Sekine, Yoshihiro Hayashi, Kazuyoshi Ueno

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

A novel interconnect design concept named "ASIS (Appilication-specific Interconnect Structure)" is presented for 45nm CMOS performance maximization. Basic scheme of ASIS is that corresponding to applications, such as high-performance, low-power, or high reliability, interconnect structure as well as metal thickness is individually optimized in order to maximize chip-level performance matched to the application. Our investigation shows that for low-power application, the increased resistivity of scaled-down Cu-wire is not a main issue, so that thinner wire is more advantageous. For high-performance application, partially double pitch structure for local and intermediate layers is advantageous. For high-reliability requirement, Cu-Al alloy or CoWP cap-metal is quite effective for boosting reliability.

Original languageEnglish
Pages (from-to)848-855
Number of pages8
JournalIEICE Transactions on Electronics
VolumeE90-C
Issue number4
DOIs
Publication statusPublished - 2007 Apr

Fingerprint

Electric wiring
Metals
Wire

Keywords

  • Application
  • CMOS
  • Copper
  • Design
  • Interconnect
  • Low-k

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Chip-level performance maximization using ASIS (application-specific interconnect structure) wiring design concept for 45 nm CMOS generation. / Oda, Noriaki; Imura, Hironori; Kawahara, Naoyoshi; Tagami, Masayoshi; Kunishima, Hiroyuki; Sone, Shuji; Ohnishi, Sadayuki; Yamada, Kenta; Kakuhara, Yumi; Sekine, Makoto; Hayashi, Yoshihiro; Ueno, Kazuyoshi.

In: IEICE Transactions on Electronics, Vol. E90-C, No. 4, 04.2007, p. 848-855.

Research output: Contribution to journalArticle

Oda, N, Imura, H, Kawahara, N, Tagami, M, Kunishima, H, Sone, S, Ohnishi, S, Yamada, K, Kakuhara, Y, Sekine, M, Hayashi, Y & Ueno, K 2007, 'Chip-level performance maximization using ASIS (application-specific interconnect structure) wiring design concept for 45 nm CMOS generation', IEICE Transactions on Electronics, vol. E90-C, no. 4, pp. 848-855. https://doi.org/10.1093/ietele/e90-c.4.848
Oda, Noriaki ; Imura, Hironori ; Kawahara, Naoyoshi ; Tagami, Masayoshi ; Kunishima, Hiroyuki ; Sone, Shuji ; Ohnishi, Sadayuki ; Yamada, Kenta ; Kakuhara, Yumi ; Sekine, Makoto ; Hayashi, Yoshihiro ; Ueno, Kazuyoshi. / Chip-level performance maximization using ASIS (application-specific interconnect structure) wiring design concept for 45 nm CMOS generation. In: IEICE Transactions on Electronics. 2007 ; Vol. E90-C, No. 4. pp. 848-855.
@article{2fb17da7fb8646579e31487a25113d04,
title = "Chip-level performance maximization using ASIS (application-specific interconnect structure) wiring design concept for 45 nm CMOS generation",
abstract = "A novel interconnect design concept named {"}ASIS (Appilication-specific Interconnect Structure){"} is presented for 45nm CMOS performance maximization. Basic scheme of ASIS is that corresponding to applications, such as high-performance, low-power, or high reliability, interconnect structure as well as metal thickness is individually optimized in order to maximize chip-level performance matched to the application. Our investigation shows that for low-power application, the increased resistivity of scaled-down Cu-wire is not a main issue, so that thinner wire is more advantageous. For high-performance application, partially double pitch structure for local and intermediate layers is advantageous. For high-reliability requirement, Cu-Al alloy or CoWP cap-metal is quite effective for boosting reliability.",
keywords = "Application, CMOS, Copper, Design, Interconnect, Low-k",
author = "Noriaki Oda and Hironori Imura and Naoyoshi Kawahara and Masayoshi Tagami and Hiroyuki Kunishima and Shuji Sone and Sadayuki Ohnishi and Kenta Yamada and Yumi Kakuhara and Makoto Sekine and Yoshihiro Hayashi and Kazuyoshi Ueno",
year = "2007",
month = "4",
doi = "10.1093/ietele/e90-c.4.848",
language = "English",
volume = "E90-C",
pages = "848--855",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

TY - JOUR

T1 - Chip-level performance maximization using ASIS (application-specific interconnect structure) wiring design concept for 45 nm CMOS generation

AU - Oda, Noriaki

AU - Imura, Hironori

AU - Kawahara, Naoyoshi

AU - Tagami, Masayoshi

AU - Kunishima, Hiroyuki

AU - Sone, Shuji

AU - Ohnishi, Sadayuki

AU - Yamada, Kenta

AU - Kakuhara, Yumi

AU - Sekine, Makoto

AU - Hayashi, Yoshihiro

AU - Ueno, Kazuyoshi

PY - 2007/4

Y1 - 2007/4

N2 - A novel interconnect design concept named "ASIS (Appilication-specific Interconnect Structure)" is presented for 45nm CMOS performance maximization. Basic scheme of ASIS is that corresponding to applications, such as high-performance, low-power, or high reliability, interconnect structure as well as metal thickness is individually optimized in order to maximize chip-level performance matched to the application. Our investigation shows that for low-power application, the increased resistivity of scaled-down Cu-wire is not a main issue, so that thinner wire is more advantageous. For high-performance application, partially double pitch structure for local and intermediate layers is advantageous. For high-reliability requirement, Cu-Al alloy or CoWP cap-metal is quite effective for boosting reliability.

AB - A novel interconnect design concept named "ASIS (Appilication-specific Interconnect Structure)" is presented for 45nm CMOS performance maximization. Basic scheme of ASIS is that corresponding to applications, such as high-performance, low-power, or high reliability, interconnect structure as well as metal thickness is individually optimized in order to maximize chip-level performance matched to the application. Our investigation shows that for low-power application, the increased resistivity of scaled-down Cu-wire is not a main issue, so that thinner wire is more advantageous. For high-performance application, partially double pitch structure for local and intermediate layers is advantageous. For high-reliability requirement, Cu-Al alloy or CoWP cap-metal is quite effective for boosting reliability.

KW - Application

KW - CMOS

KW - Copper

KW - Design

KW - Interconnect

KW - Low-k

UR - http://www.scopus.com/inward/record.url?scp=34247145524&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34247145524&partnerID=8YFLogxK

U2 - 10.1093/ietele/e90-c.4.848

DO - 10.1093/ietele/e90-c.4.848

M3 - Article

VL - E90-C

SP - 848

EP - 855

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 4

ER -