Clock-gating method for low-power LSI design

Takeshi Kitahara; Fumihiro Minami; Toshiaki Ueda; Kimiyoshi Usami; Seiichi Nishio; Masami Murakata; Takashi Mitsuhashi

Clock-gating method for low-power LSI design

Takeshi Kitahara, Fumihiro Minami, Toshiaki Ueda, Kimiyoshi Usami, Seiichi Nishio, Masami Murakata, Takashi Mitsuhashi

Research output: Contribution to conference › Paper › peer-review

Abstract

This paper describes an automated layout design technique for the gated-clock design. Two issues must be considered for gated-clock circuits to work correctly. One is to minimize the skew for gated-clock nets. The other is to keep timing constraints for enable-logic parts. We propose the layout design technique to taking these things into consideration. We developed Gated-Clock Tree Synthesizer for the first issue, and Timing Constraints Generator and Clock Delay Estimator for the second. We applied it to a practical gated-clock circuit. By our technique, the clock-skew could be less than 0.2 ns keeping timing constraints for enable-logic parts.

Original language	English
Pages	307-312
Number of pages	6
Publication status	Published - 1998 Dec 1
Externally published	Yes
Event	Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98) - Yokohama, Jpn Duration: 1998 Feb 10 → 1998 Feb 13

Other

Other	Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98)
City	Yokohama, Jpn
Period	98/2/10 → 98/2/13

ASJC Scopus subject areas

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Cite this

@conference{15a66dc341b24d298f77efdb553d0e47,

title = "Clock-gating method for low-power LSI design",

abstract = "This paper describes an automated layout design technique for the gated-clock design. Two issues must be considered for gated-clock circuits to work correctly. One is to minimize the skew for gated-clock nets. The other is to keep timing constraints for enable-logic parts. We propose the layout design technique to taking these things into consideration. We developed Gated-Clock Tree Synthesizer for the first issue, and Timing Constraints Generator and Clock Delay Estimator for the second. We applied it to a practical gated-clock circuit. By our technique, the clock-skew could be less than 0.2 ns keeping timing constraints for enable-logic parts.",

author = "Takeshi Kitahara and Fumihiro Minami and Toshiaki Ueda and Kimiyoshi Usami and Seiichi Nishio and Masami Murakata and Takashi Mitsuhashi",

year = "1998",

month = dec,

day = "1",

language = "English",

pages = "307--312",

note = "Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98) ; Conference date: 10-02-1998 Through 13-02-1998",

}

TY - CONF

T1 - Clock-gating method for low-power LSI design

AU - Kitahara, Takeshi

AU - Minami, Fumihiro

AU - Ueda, Toshiaki

AU - Usami, Kimiyoshi

AU - Nishio, Seiichi

AU - Murakata, Masami

AU - Mitsuhashi, Takashi

PY - 1998/12/1

Y1 - 1998/12/1

N2 - This paper describes an automated layout design technique for the gated-clock design. Two issues must be considered for gated-clock circuits to work correctly. One is to minimize the skew for gated-clock nets. The other is to keep timing constraints for enable-logic parts. We propose the layout design technique to taking these things into consideration. We developed Gated-Clock Tree Synthesizer for the first issue, and Timing Constraints Generator and Clock Delay Estimator for the second. We applied it to a practical gated-clock circuit. By our technique, the clock-skew could be less than 0.2 ns keeping timing constraints for enable-logic parts.

AB - This paper describes an automated layout design technique for the gated-clock design. Two issues must be considered for gated-clock circuits to work correctly. One is to minimize the skew for gated-clock nets. The other is to keep timing constraints for enable-logic parts. We propose the layout design technique to taking these things into consideration. We developed Gated-Clock Tree Synthesizer for the first issue, and Timing Constraints Generator and Clock Delay Estimator for the second. We applied it to a practical gated-clock circuit. By our technique, the clock-skew could be less than 0.2 ns keeping timing constraints for enable-logic parts.

UR - http://www.scopus.com/inward/record.url?scp=0032218674&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032218674&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0032218674

SP - 307

EP - 312

T2 - Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98)

Y2 - 10 February 1998 through 13 February 1998

ER -

Clock-gating method for low-power LSI design

Abstract

Other

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this