Clustered voltage scaling technique for low-power design

Kimiyoshi Usami, Mark Horowitz

Research output: Contribution to conferencePaper

322 Citations (Scopus)

Abstract

This paper describes a technique to reduce power without changing circuit performance by making use of two supply voltages. Gates off the critical path are run at the lower supply to reduce power. To minimize the number of interfacing level-converters needed, our algorithm clusters the circuits which operate at reduced voltage, leading to clustered voltage scaling (CVS). We applied the CVS technique to design examples of control logic in a real microprocessor, which had been implemented using a low-power library. Minimizing the power is achieved by combining the gate re-sizing and the CVS technique. The CVS technique was able to further reduce the power by 10-20%.

Original languageEnglish
Pages3-8
Number of pages6
Publication statusPublished - 1995 Jan 1
EventProceedings of the 1995 International Symposium on Low Power Design - Dana Point, CA, USA
Duration: 1995 Apr 231995 Apr 26

Other

OtherProceedings of the 1995 International Symposium on Low Power Design
CityDana Point, CA, USA
Period95/4/2395/4/26

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Clustered voltage scaling technique for low-power design'. Together they form a unique fingerprint.

  • Cite this

    Usami, K., & Horowitz, M. (1995). Clustered voltage scaling technique for low-power design. 3-8. Paper presented at Proceedings of the 1995 International Symposium on Low Power Design, Dana Point, CA, USA, .