Co-analysis of signal and power integrity of 3D stacked package using flexible printed circuits

Keisuke Ikemiya, Masato Kanazawa, Toshio Sudo, Shizuaki Masuda, Yasushi Hirakawa, Kikuo Wada

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Three dimensionally stacked package using FFCSP (Flexible carrier Folded real Chip Size Package) has been developed as one solution of high-density DRAM module. FPC (Flexible printed circuit) was effectively utilized to construct the pads at the both top and bottom sides of PoP (package-on-package) structure. In such multi-tiered package structures, the power supply stability for the upper tiered package is estimated to be worse than that of the lower tiered package due to parasitic inductance. In this paper, the co-analysis model including signal integrity (SI) and power integrity (PI) has been established to evaluate the power supply and signal quality among the multi-tiered chips. In particular, the power distribution networks (PDN) and eye diagrams for multi-tiered package were discussed.

Original languageEnglish
Title of host publicationIEEE International Symposium on Electromagnetic Compatibility
DOIs
Publication statusPublished - 2012
EventInternational Symposium on Electromagnetic Compatibility, EMC EUROPE 2012 - Rome
Duration: 2012 Sep 172012 Sep 21

Other

OtherInternational Symposium on Electromagnetic Compatibility, EMC EUROPE 2012
CityRome
Period12/9/1712/9/21

Fingerprint

Printed circuits
Dynamic random access storage
printed circuits
Electric power distribution
Inductance
integrity
power supplies
chips
inductance
modules
diagrams

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics

Cite this

Ikemiya, K., Kanazawa, M., Sudo, T., Masuda, S., Hirakawa, Y., & Wada, K. (2012). Co-analysis of signal and power integrity of 3D stacked package using flexible printed circuits. In IEEE International Symposium on Electromagnetic Compatibility [6396881] https://doi.org/10.1109/EMCEurope.2012.6396881

Co-analysis of signal and power integrity of 3D stacked package using flexible printed circuits. / Ikemiya, Keisuke; Kanazawa, Masato; Sudo, Toshio; Masuda, Shizuaki; Hirakawa, Yasushi; Wada, Kikuo.

IEEE International Symposium on Electromagnetic Compatibility. 2012. 6396881.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ikemiya, K, Kanazawa, M, Sudo, T, Masuda, S, Hirakawa, Y & Wada, K 2012, Co-analysis of signal and power integrity of 3D stacked package using flexible printed circuits. in IEEE International Symposium on Electromagnetic Compatibility., 6396881, International Symposium on Electromagnetic Compatibility, EMC EUROPE 2012, Rome, 12/9/17. https://doi.org/10.1109/EMCEurope.2012.6396881
Ikemiya K, Kanazawa M, Sudo T, Masuda S, Hirakawa Y, Wada K. Co-analysis of signal and power integrity of 3D stacked package using flexible printed circuits. In IEEE International Symposium on Electromagnetic Compatibility. 2012. 6396881 https://doi.org/10.1109/EMCEurope.2012.6396881
Ikemiya, Keisuke ; Kanazawa, Masato ; Sudo, Toshio ; Masuda, Shizuaki ; Hirakawa, Yasushi ; Wada, Kikuo. / Co-analysis of signal and power integrity of 3D stacked package using flexible printed circuits. IEEE International Symposium on Electromagnetic Compatibility. 2012.
@inproceedings{c39b134e5bbe4b3d85bd18fa6ae3575d,
title = "Co-analysis of signal and power integrity of 3D stacked package using flexible printed circuits",
abstract = "Three dimensionally stacked package using FFCSP (Flexible carrier Folded real Chip Size Package) has been developed as one solution of high-density DRAM module. FPC (Flexible printed circuit) was effectively utilized to construct the pads at the both top and bottom sides of PoP (package-on-package) structure. In such multi-tiered package structures, the power supply stability for the upper tiered package is estimated to be worse than that of the lower tiered package due to parasitic inductance. In this paper, the co-analysis model including signal integrity (SI) and power integrity (PI) has been established to evaluate the power supply and signal quality among the multi-tiered chips. In particular, the power distribution networks (PDN) and eye diagrams for multi-tiered package were discussed.",
author = "Keisuke Ikemiya and Masato Kanazawa and Toshio Sudo and Shizuaki Masuda and Yasushi Hirakawa and Kikuo Wada",
year = "2012",
doi = "10.1109/EMCEurope.2012.6396881",
language = "English",
isbn = "9781467307185",
booktitle = "IEEE International Symposium on Electromagnetic Compatibility",

}

TY - GEN

T1 - Co-analysis of signal and power integrity of 3D stacked package using flexible printed circuits

AU - Ikemiya, Keisuke

AU - Kanazawa, Masato

AU - Sudo, Toshio

AU - Masuda, Shizuaki

AU - Hirakawa, Yasushi

AU - Wada, Kikuo

PY - 2012

Y1 - 2012

N2 - Three dimensionally stacked package using FFCSP (Flexible carrier Folded real Chip Size Package) has been developed as one solution of high-density DRAM module. FPC (Flexible printed circuit) was effectively utilized to construct the pads at the both top and bottom sides of PoP (package-on-package) structure. In such multi-tiered package structures, the power supply stability for the upper tiered package is estimated to be worse than that of the lower tiered package due to parasitic inductance. In this paper, the co-analysis model including signal integrity (SI) and power integrity (PI) has been established to evaluate the power supply and signal quality among the multi-tiered chips. In particular, the power distribution networks (PDN) and eye diagrams for multi-tiered package were discussed.

AB - Three dimensionally stacked package using FFCSP (Flexible carrier Folded real Chip Size Package) has been developed as one solution of high-density DRAM module. FPC (Flexible printed circuit) was effectively utilized to construct the pads at the both top and bottom sides of PoP (package-on-package) structure. In such multi-tiered package structures, the power supply stability for the upper tiered package is estimated to be worse than that of the lower tiered package due to parasitic inductance. In this paper, the co-analysis model including signal integrity (SI) and power integrity (PI) has been established to evaluate the power supply and signal quality among the multi-tiered chips. In particular, the power distribution networks (PDN) and eye diagrams for multi-tiered package were discussed.

UR - http://www.scopus.com/inward/record.url?scp=84872535464&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84872535464&partnerID=8YFLogxK

U2 - 10.1109/EMCEurope.2012.6396881

DO - 10.1109/EMCEurope.2012.6396881

M3 - Conference contribution

SN - 9781467307185

BT - IEEE International Symposium on Electromagnetic Compatibility

ER -