Computer-aided analysis of surface-state effects on gate-lag phenomena in GaAs MESFETs

Kazushige Horio, Tomiko Yamada

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

Physical mechanism of gate-lag or slow current transient in GaAs MESFETs is studied by two-dimensional simulation including surface-state effects. It is shown that the gate-lag becomes noticeable when the deep-acceptor-like surface state acts as a hole trap. To reduce it, the deep acceptor should be made electron-trap-like, which could be realized by reducing the surface-state density. Structures expected to have less gate-lag, such as a self-aligned structure and a recessed-gate structure are also analyzed. It is physically discussed whether the gate-lag can be completely eliminated in these structures.

Original languageEnglish
Title of host publicationConference Proceedings of the International Symposium on Signals, Systems and Electronics
Pages432-437
Number of pages6
Publication statusPublished - 1998
EventProceedings of the 1998 URSI International Symposium on Signals, Systems, and Electronics, ISSSE'98 - Pisa, Italy
Duration: 1998 Sep 291998 Oct 2

Other

OtherProceedings of the 1998 URSI International Symposium on Signals, Systems, and Electronics, ISSSE'98
CityPisa, Italy
Period98/9/2998/10/2

Fingerprint

Computer aided analysis
Surface states
Hole traps
Electron traps

ASJC Scopus subject areas

  • Signal Processing

Cite this

Horio, K., & Yamada, T. (1998). Computer-aided analysis of surface-state effects on gate-lag phenomena in GaAs MESFETs. In Conference Proceedings of the International Symposium on Signals, Systems and Electronics (pp. 432-437)

Computer-aided analysis of surface-state effects on gate-lag phenomena in GaAs MESFETs. / Horio, Kazushige; Yamada, Tomiko.

Conference Proceedings of the International Symposium on Signals, Systems and Electronics. 1998. p. 432-437.

Research output: Chapter in Book/Report/Conference proceedingChapter

Horio, K & Yamada, T 1998, Computer-aided analysis of surface-state effects on gate-lag phenomena in GaAs MESFETs. in Conference Proceedings of the International Symposium on Signals, Systems and Electronics. pp. 432-437, Proceedings of the 1998 URSI International Symposium on Signals, Systems, and Electronics, ISSSE'98, Pisa, Italy, 98/9/29.
Horio K, Yamada T. Computer-aided analysis of surface-state effects on gate-lag phenomena in GaAs MESFETs. In Conference Proceedings of the International Symposium on Signals, Systems and Electronics. 1998. p. 432-437
Horio, Kazushige ; Yamada, Tomiko. / Computer-aided analysis of surface-state effects on gate-lag phenomena in GaAs MESFETs. Conference Proceedings of the International Symposium on Signals, Systems and Electronics. 1998. pp. 432-437
@inbook{e71c6bd8d0434adf9d5bbf3e1985d29e,
title = "Computer-aided analysis of surface-state effects on gate-lag phenomena in GaAs MESFETs",
abstract = "Physical mechanism of gate-lag or slow current transient in GaAs MESFETs is studied by two-dimensional simulation including surface-state effects. It is shown that the gate-lag becomes noticeable when the deep-acceptor-like surface state acts as a hole trap. To reduce it, the deep acceptor should be made electron-trap-like, which could be realized by reducing the surface-state density. Structures expected to have less gate-lag, such as a self-aligned structure and a recessed-gate structure are also analyzed. It is physically discussed whether the gate-lag can be completely eliminated in these structures.",
author = "Kazushige Horio and Tomiko Yamada",
year = "1998",
language = "English",
pages = "432--437",
booktitle = "Conference Proceedings of the International Symposium on Signals, Systems and Electronics",

}

TY - CHAP

T1 - Computer-aided analysis of surface-state effects on gate-lag phenomena in GaAs MESFETs

AU - Horio, Kazushige

AU - Yamada, Tomiko

PY - 1998

Y1 - 1998

N2 - Physical mechanism of gate-lag or slow current transient in GaAs MESFETs is studied by two-dimensional simulation including surface-state effects. It is shown that the gate-lag becomes noticeable when the deep-acceptor-like surface state acts as a hole trap. To reduce it, the deep acceptor should be made electron-trap-like, which could be realized by reducing the surface-state density. Structures expected to have less gate-lag, such as a self-aligned structure and a recessed-gate structure are also analyzed. It is physically discussed whether the gate-lag can be completely eliminated in these structures.

AB - Physical mechanism of gate-lag or slow current transient in GaAs MESFETs is studied by two-dimensional simulation including surface-state effects. It is shown that the gate-lag becomes noticeable when the deep-acceptor-like surface state acts as a hole trap. To reduce it, the deep acceptor should be made electron-trap-like, which could be realized by reducing the surface-state density. Structures expected to have less gate-lag, such as a self-aligned structure and a recessed-gate structure are also analyzed. It is physically discussed whether the gate-lag can be completely eliminated in these structures.

UR - http://www.scopus.com/inward/record.url?scp=0032217897&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032217897&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:0032217897

SP - 432

EP - 437

BT - Conference Proceedings of the International Symposium on Signals, Systems and Electronics

ER -