Considerations on package design for high speed and high pin count CMOS devices

Toshio Sudo; Toshiaki Mori; Takashi Yoshimori

Considerations on package design for high speed and high pin count CMOS devices

Toshio Sudo, Toshiaki Mori, Takashi Yoshimori

Electrical Engineering and Computer Science

Research output: Contribution to journal › Conference article › peer-review

5 Citations (Scopus)

Abstract

High-speed, high-density CMOS VLSI devices have powerful output buffers to charge a load capacitance quickly, which causes large switching noise on the power/ground lines. Furthermore, the equivalent impedance of the output buffer becomes lower than the characteristic impedance of the transmission line on a board, which induces complicated phenomena, including ringing noise. These problems are discussed, and the electrical characteristics of a 348-pin QFP (quad flat package) developed for a 1-micron, 129-K gate CMOS gate array is described. The factors that determine switching noise were investigated by a simulation that represents the packaging environment. A test chip for evaluating the switching noise was designed and used to characterize the 348-pin QFP. Disagreement between measured data and simulation results remains to be investigated.

Original language	English
Pages (from-to)	531-538
Number of pages	8
Journal	Proceedings - Electronic Components and Technology Conference
Publication status	Published - 1989 Dec 1
Event	39th Electronic Components - Houston, TX, USA Duration: 1989 May 22 → 1989 May 24

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Considerations on package design for high speed and high pin count CMOS devices'. Together they form a unique fingerprint.

Cite this

@article{448890e261184da3a8359e1db58e9235,

title = "Considerations on package design for high speed and high pin count CMOS devices",

abstract = "High-speed, high-density CMOS VLSI devices have powerful output buffers to charge a load capacitance quickly, which causes large switching noise on the power/ground lines. Furthermore, the equivalent impedance of the output buffer becomes lower than the characteristic impedance of the transmission line on a board, which induces complicated phenomena, including ringing noise. These problems are discussed, and the electrical characteristics of a 348-pin QFP (quad flat package) developed for a 1-micron, 129-K gate CMOS gate array is described. The factors that determine switching noise were investigated by a simulation that represents the packaging environment. A test chip for evaluating the switching noise was designed and used to characterize the 348-pin QFP. Disagreement between measured data and simulation results remains to be investigated.",

author = "Toshio Sudo and Toshiaki Mori and Takashi Yoshimori",

year = "1989",

month = dec,

day = "1",

language = "English",

pages = "531--538",

journal = "Proceedings - Electronic Components and Technology Conference",

issn = "0569-5503",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "39th Electronic Components ; Conference date: 22-05-1989 Through 24-05-1989",

}

TY - JOUR

T1 - Considerations on package design for high speed and high pin count CMOS devices

AU - Sudo, Toshio

AU - Mori, Toshiaki

AU - Yoshimori, Takashi

PY - 1989/12/1

Y1 - 1989/12/1

N2 - High-speed, high-density CMOS VLSI devices have powerful output buffers to charge a load capacitance quickly, which causes large switching noise on the power/ground lines. Furthermore, the equivalent impedance of the output buffer becomes lower than the characteristic impedance of the transmission line on a board, which induces complicated phenomena, including ringing noise. These problems are discussed, and the electrical characteristics of a 348-pin QFP (quad flat package) developed for a 1-micron, 129-K gate CMOS gate array is described. The factors that determine switching noise were investigated by a simulation that represents the packaging environment. A test chip for evaluating the switching noise was designed and used to characterize the 348-pin QFP. Disagreement between measured data and simulation results remains to be investigated.

AB - High-speed, high-density CMOS VLSI devices have powerful output buffers to charge a load capacitance quickly, which causes large switching noise on the power/ground lines. Furthermore, the equivalent impedance of the output buffer becomes lower than the characteristic impedance of the transmission line on a board, which induces complicated phenomena, including ringing noise. These problems are discussed, and the electrical characteristics of a 348-pin QFP (quad flat package) developed for a 1-micron, 129-K gate CMOS gate array is described. The factors that determine switching noise were investigated by a simulation that represents the packaging environment. A test chip for evaluating the switching noise was designed and used to characterize the 348-pin QFP. Disagreement between measured data and simulation results remains to be investigated.

UR - http://www.scopus.com/inward/record.url?scp=0024908426&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024908426&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0024908426

SP - 531

EP - 538

JO - Proceedings - Electronic Components and Technology Conference

JF - Proceedings - Electronic Components and Technology Conference

SN - 0569-5503

T2 - 39th Electronic Components

Y2 - 22 May 1989 through 24 May 1989

ER -

Considerations on package design for high speed and high pin count CMOS devices

Abstract

ASJC Scopus subject areas

Other files and links

Cite this