Considerations on package design for high speed and high pin count CMOS devices

Toshio Sudo, Toshiaki Mori, Takashi Yoshimori

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

High-speed, high-density CMOS VLSI devices have powerful output buffers to charge a load capacitance quickly, which causes large switching noise on the power/ground lines. Furthermore, the equivalent impedance of the output buffer becomes lower than the characteristic impedance of the transmission line on a board, which induces complicated phenomena, including ringing noise. These problems are discussed, and the electrical characteristics of a 348-pin QFP (quad flat package) developed for a 1-micron, 129-K gate CMOS gate array is described. The factors that determine switching noise were investigated by a simulation that represents the packaging environment. A test chip for evaluating the switching noise was designed and used to characterize the 348-pin QFP. Disagreement between measured data and simulation results remains to be investigated.

Original languageEnglish
Title of host publicationProceedings - Electronic Components and Technology Conference
Editors Anon
PublisherPubl by IEEE
Pages531-538
Number of pages8
Publication statusPublished - 1989
Event39th Electronic Components - Houston, TX, USA
Duration: 1989 May 221989 May 24

Other

Other39th Electronic Components
CityHouston, TX, USA
Period89/5/2289/5/24

Fingerprint

Electric lines
Packaging
Capacitance

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Sudo, T., Mori, T., & Yoshimori, T. (1989). Considerations on package design for high speed and high pin count CMOS devices. In Anon (Ed.), Proceedings - Electronic Components and Technology Conference (pp. 531-538). Publ by IEEE.

Considerations on package design for high speed and high pin count CMOS devices. / Sudo, Toshio; Mori, Toshiaki; Yoshimori, Takashi.

Proceedings - Electronic Components and Technology Conference. ed. / Anon. Publ by IEEE, 1989. p. 531-538.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sudo, T, Mori, T & Yoshimori, T 1989, Considerations on package design for high speed and high pin count CMOS devices. in Anon (ed.), Proceedings - Electronic Components and Technology Conference. Publ by IEEE, pp. 531-538, 39th Electronic Components, Houston, TX, USA, 89/5/22.
Sudo T, Mori T, Yoshimori T. Considerations on package design for high speed and high pin count CMOS devices. In Anon, editor, Proceedings - Electronic Components and Technology Conference. Publ by IEEE. 1989. p. 531-538
Sudo, Toshio ; Mori, Toshiaki ; Yoshimori, Takashi. / Considerations on package design for high speed and high pin count CMOS devices. Proceedings - Electronic Components and Technology Conference. editor / Anon. Publ by IEEE, 1989. pp. 531-538
@inproceedings{448890e261184da3a8359e1db58e9235,
title = "Considerations on package design for high speed and high pin count CMOS devices",
abstract = "High-speed, high-density CMOS VLSI devices have powerful output buffers to charge a load capacitance quickly, which causes large switching noise on the power/ground lines. Furthermore, the equivalent impedance of the output buffer becomes lower than the characteristic impedance of the transmission line on a board, which induces complicated phenomena, including ringing noise. These problems are discussed, and the electrical characteristics of a 348-pin QFP (quad flat package) developed for a 1-micron, 129-K gate CMOS gate array is described. The factors that determine switching noise were investigated by a simulation that represents the packaging environment. A test chip for evaluating the switching noise was designed and used to characterize the 348-pin QFP. Disagreement between measured data and simulation results remains to be investigated.",
author = "Toshio Sudo and Toshiaki Mori and Takashi Yoshimori",
year = "1989",
language = "English",
pages = "531--538",
editor = "Anon",
booktitle = "Proceedings - Electronic Components and Technology Conference",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Considerations on package design for high speed and high pin count CMOS devices

AU - Sudo, Toshio

AU - Mori, Toshiaki

AU - Yoshimori, Takashi

PY - 1989

Y1 - 1989

N2 - High-speed, high-density CMOS VLSI devices have powerful output buffers to charge a load capacitance quickly, which causes large switching noise on the power/ground lines. Furthermore, the equivalent impedance of the output buffer becomes lower than the characteristic impedance of the transmission line on a board, which induces complicated phenomena, including ringing noise. These problems are discussed, and the electrical characteristics of a 348-pin QFP (quad flat package) developed for a 1-micron, 129-K gate CMOS gate array is described. The factors that determine switching noise were investigated by a simulation that represents the packaging environment. A test chip for evaluating the switching noise was designed and used to characterize the 348-pin QFP. Disagreement between measured data and simulation results remains to be investigated.

AB - High-speed, high-density CMOS VLSI devices have powerful output buffers to charge a load capacitance quickly, which causes large switching noise on the power/ground lines. Furthermore, the equivalent impedance of the output buffer becomes lower than the characteristic impedance of the transmission line on a board, which induces complicated phenomena, including ringing noise. These problems are discussed, and the electrical characteristics of a 348-pin QFP (quad flat package) developed for a 1-micron, 129-K gate CMOS gate array is described. The factors that determine switching noise were investigated by a simulation that represents the packaging environment. A test chip for evaluating the switching noise was designed and used to characterize the 348-pin QFP. Disagreement between measured data and simulation results remains to be investigated.

UR - http://www.scopus.com/inward/record.url?scp=0024908426&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024908426&partnerID=8YFLogxK

M3 - Conference contribution

SP - 531

EP - 538

BT - Proceedings - Electronic Components and Technology Conference

A2 - Anon, null

PB - Publ by IEEE

ER -