Correlation of PDN impedance between measurements and simulation of 3D-SiP

Shohei Kawaguchi, Masaomi Sato, Hiroki Takatani, Yosuke Tanaka, Haruya Fujita, Yoichi Suto, Toshio Sudo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Recently, ultra-wide bus 3D-SiP with TSV's has attracted great attention to achieve energy-saving and high-performance system level module. TSV technology is a new technology of vertical wiring to make shorter than the conventional wire bonding. However, the power supply integrity and signal integrity has become an issue due to the increase of simultaneous switching output buffers. In this paper, PDN impedances of 3D-SiP were examined by the measurement and simulation. Simulated PDN impedances of three chips were well correlated with the measured results.

Original languageEnglish
Title of host publicationEDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium
Pages158-161
Number of pages4
DOIs
Publication statusPublished - 2013
Event2013 6th IEEE Electrical Design of Advanced Packaging Systems Symposium, EDAPS 2013 - Nara
Duration: 2013 Dec 122013 Dec 15

Other

Other2013 6th IEEE Electrical Design of Advanced Packaging Systems Symposium, EDAPS 2013
CityNara
Period13/12/1213/12/15

Fingerprint

Electric wiring
Energy conservation
Wire
System-in-package
Three dimensional integrated circuits

Keywords

  • 3D-SiP
  • measurement
  • on-die capacitance
  • power distribution network (PDN)
  • simultaneous switching noise
  • ultra-wide bus

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kawaguchi, S., Sato, M., Takatani, H., Tanaka, Y., Fujita, H., Suto, Y., & Sudo, T. (2013). Correlation of PDN impedance between measurements and simulation of 3D-SiP. In EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium (pp. 158-161). [6724413] https://doi.org/10.1109/EDAPS.2013.6724413

Correlation of PDN impedance between measurements and simulation of 3D-SiP. / Kawaguchi, Shohei; Sato, Masaomi; Takatani, Hiroki; Tanaka, Yosuke; Fujita, Haruya; Suto, Yoichi; Sudo, Toshio.

EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium. 2013. p. 158-161 6724413.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kawaguchi, S, Sato, M, Takatani, H, Tanaka, Y, Fujita, H, Suto, Y & Sudo, T 2013, Correlation of PDN impedance between measurements and simulation of 3D-SiP. in EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium., 6724413, pp. 158-161, 2013 6th IEEE Electrical Design of Advanced Packaging Systems Symposium, EDAPS 2013, Nara, 13/12/12. https://doi.org/10.1109/EDAPS.2013.6724413
Kawaguchi S, Sato M, Takatani H, Tanaka Y, Fujita H, Suto Y et al. Correlation of PDN impedance between measurements and simulation of 3D-SiP. In EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium. 2013. p. 158-161. 6724413 https://doi.org/10.1109/EDAPS.2013.6724413
Kawaguchi, Shohei ; Sato, Masaomi ; Takatani, Hiroki ; Tanaka, Yosuke ; Fujita, Haruya ; Suto, Yoichi ; Sudo, Toshio. / Correlation of PDN impedance between measurements and simulation of 3D-SiP. EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium. 2013. pp. 158-161
@inproceedings{916370607ff141a389d7fdbd3672473f,
title = "Correlation of PDN impedance between measurements and simulation of 3D-SiP",
abstract = "Recently, ultra-wide bus 3D-SiP with TSV's has attracted great attention to achieve energy-saving and high-performance system level module. TSV technology is a new technology of vertical wiring to make shorter than the conventional wire bonding. However, the power supply integrity and signal integrity has become an issue due to the increase of simultaneous switching output buffers. In this paper, PDN impedances of 3D-SiP were examined by the measurement and simulation. Simulated PDN impedances of three chips were well correlated with the measured results.",
keywords = "3D-SiP, measurement, on-die capacitance, power distribution network (PDN), simultaneous switching noise, ultra-wide bus",
author = "Shohei Kawaguchi and Masaomi Sato and Hiroki Takatani and Yosuke Tanaka and Haruya Fujita and Yoichi Suto and Toshio Sudo",
year = "2013",
doi = "10.1109/EDAPS.2013.6724413",
language = "English",
isbn = "9781479923113",
pages = "158--161",
booktitle = "EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium",

}

TY - GEN

T1 - Correlation of PDN impedance between measurements and simulation of 3D-SiP

AU - Kawaguchi, Shohei

AU - Sato, Masaomi

AU - Takatani, Hiroki

AU - Tanaka, Yosuke

AU - Fujita, Haruya

AU - Suto, Yoichi

AU - Sudo, Toshio

PY - 2013

Y1 - 2013

N2 - Recently, ultra-wide bus 3D-SiP with TSV's has attracted great attention to achieve energy-saving and high-performance system level module. TSV technology is a new technology of vertical wiring to make shorter than the conventional wire bonding. However, the power supply integrity and signal integrity has become an issue due to the increase of simultaneous switching output buffers. In this paper, PDN impedances of 3D-SiP were examined by the measurement and simulation. Simulated PDN impedances of three chips were well correlated with the measured results.

AB - Recently, ultra-wide bus 3D-SiP with TSV's has attracted great attention to achieve energy-saving and high-performance system level module. TSV technology is a new technology of vertical wiring to make shorter than the conventional wire bonding. However, the power supply integrity and signal integrity has become an issue due to the increase of simultaneous switching output buffers. In this paper, PDN impedances of 3D-SiP were examined by the measurement and simulation. Simulated PDN impedances of three chips were well correlated with the measured results.

KW - 3D-SiP

KW - measurement

KW - on-die capacitance

KW - power distribution network (PDN)

KW - simultaneous switching noise

KW - ultra-wide bus

UR - http://www.scopus.com/inward/record.url?scp=84894127159&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84894127159&partnerID=8YFLogxK

U2 - 10.1109/EDAPS.2013.6724413

DO - 10.1109/EDAPS.2013.6724413

M3 - Conference contribution

AN - SCOPUS:84894127159

SN - 9781479923113

SP - 158

EP - 161

BT - EDAPS 2013 - 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium

ER -