CROSS-TALK PREDICTIONS AND REDUCING TECHNIQUES FOR HIGH SPEED GAAS DIGITAL ICS.

Kunio Yoshihara, Toshio Sudo, Atsuko Iida, Takeshi Miyagi, Shigeyuki Ooe, Tamio Saito

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Methods of analyzing and predicting high-speed digital signal transmission properties in GaAs integrated circuits are presented, and a cross-talk noise reduction method is proposed on the basis of simulation results. The transmitted signal and the cross-talk noise wave form have been simulated by the time-domain transmission line analysis program developed by A. Iida et al. (1984). Cross-talk noises in GaAs have been found to be minimized by a low dielectric constant interlayer between the GaAs wafer and lines. Some experimental data, using ceramic substrates instead of GaAs wafers, agreed with predicted values.

Original languageEnglish
Title of host publicationTechnical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)
Place of PublicationNew York, NY, USA
PublisherIEEE
Pages23-26
Number of pages4
Publication statusPublished - 1984

Fingerprint

Noise abatement
Integrated circuits
Electric lines
Permittivity
Substrates

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Yoshihara, K., Sudo, T., Iida, A., Miyagi, T., Ooe, S., & Saito, T. (1984). CROSS-TALK PREDICTIONS AND REDUCING TECHNIQUES FOR HIGH SPEED GAAS DIGITAL ICS. In Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit) (pp. 23-26). New York, NY, USA: IEEE.

CROSS-TALK PREDICTIONS AND REDUCING TECHNIQUES FOR HIGH SPEED GAAS DIGITAL ICS. / Yoshihara, Kunio; Sudo, Toshio; Iida, Atsuko; Miyagi, Takeshi; Ooe, Shigeyuki; Saito, Tamio.

Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). New York, NY, USA : IEEE, 1984. p. 23-26.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yoshihara, K, Sudo, T, Iida, A, Miyagi, T, Ooe, S & Saito, T 1984, CROSS-TALK PREDICTIONS AND REDUCING TECHNIQUES FOR HIGH SPEED GAAS DIGITAL ICS. in Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). IEEE, New York, NY, USA, pp. 23-26.
Yoshihara K, Sudo T, Iida A, Miyagi T, Ooe S, Saito T. CROSS-TALK PREDICTIONS AND REDUCING TECHNIQUES FOR HIGH SPEED GAAS DIGITAL ICS. In Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). New York, NY, USA: IEEE. 1984. p. 23-26
Yoshihara, Kunio ; Sudo, Toshio ; Iida, Atsuko ; Miyagi, Takeshi ; Ooe, Shigeyuki ; Saito, Tamio. / CROSS-TALK PREDICTIONS AND REDUCING TECHNIQUES FOR HIGH SPEED GAAS DIGITAL ICS. Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). New York, NY, USA : IEEE, 1984. pp. 23-26
@inproceedings{85f4a4b81c574aebbe000c60c2b7cfc4,
title = "CROSS-TALK PREDICTIONS AND REDUCING TECHNIQUES FOR HIGH SPEED GAAS DIGITAL ICS.",
abstract = "Methods of analyzing and predicting high-speed digital signal transmission properties in GaAs integrated circuits are presented, and a cross-talk noise reduction method is proposed on the basis of simulation results. The transmitted signal and the cross-talk noise wave form have been simulated by the time-domain transmission line analysis program developed by A. Iida et al. (1984). Cross-talk noises in GaAs have been found to be minimized by a low dielectric constant interlayer between the GaAs wafer and lines. Some experimental data, using ceramic substrates instead of GaAs wafers, agreed with predicted values.",
author = "Kunio Yoshihara and Toshio Sudo and Atsuko Iida and Takeshi Miyagi and Shigeyuki Ooe and Tamio Saito",
year = "1984",
language = "English",
pages = "23--26",
booktitle = "Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)",
publisher = "IEEE",

}

TY - GEN

T1 - CROSS-TALK PREDICTIONS AND REDUCING TECHNIQUES FOR HIGH SPEED GAAS DIGITAL ICS.

AU - Yoshihara, Kunio

AU - Sudo, Toshio

AU - Iida, Atsuko

AU - Miyagi, Takeshi

AU - Ooe, Shigeyuki

AU - Saito, Tamio

PY - 1984

Y1 - 1984

N2 - Methods of analyzing and predicting high-speed digital signal transmission properties in GaAs integrated circuits are presented, and a cross-talk noise reduction method is proposed on the basis of simulation results. The transmitted signal and the cross-talk noise wave form have been simulated by the time-domain transmission line analysis program developed by A. Iida et al. (1984). Cross-talk noises in GaAs have been found to be minimized by a low dielectric constant interlayer between the GaAs wafer and lines. Some experimental data, using ceramic substrates instead of GaAs wafers, agreed with predicted values.

AB - Methods of analyzing and predicting high-speed digital signal transmission properties in GaAs integrated circuits are presented, and a cross-talk noise reduction method is proposed on the basis of simulation results. The transmitted signal and the cross-talk noise wave form have been simulated by the time-domain transmission line analysis program developed by A. Iida et al. (1984). Cross-talk noises in GaAs have been found to be minimized by a low dielectric constant interlayer between the GaAs wafer and lines. Some experimental data, using ceramic substrates instead of GaAs wafers, agreed with predicted values.

UR - http://www.scopus.com/inward/record.url?scp=0021640669&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0021640669&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0021640669

SP - 23

EP - 26

BT - Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)

PB - IEEE

CY - New York, NY, USA

ER -