Datapath generator based on gate-level symbolic layout

Nobu Matsumoto, Yoko Watanabe, Kimiyoshi Usami, Yukio Sugeno, Hiroshi Hatada, Shojiro Mori

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A data-path generator that generates high-density LSI mask layouts equivalent to hand-crafted ones is described. An entry of the generator is a hierarchical symbolic layout at the gate level. The bit-and-row-slicing technique is a key feature for realizing large-size and high-density data-path generation. A 21K-transistor data-path whose density is 5.64 KTr/mm2, greater than the 5.38 KTr/mm2 of a hand-crafted datapath, was generated using 1-μm CMOS technology.

Original languageEnglish
Title of host publication27th ACM/IEEE Design Automation Conference. Proceedings 1990
Place of PublicationPiscataway, NJ, United States
PublisherPubl by IEEE
Pages388-393
Number of pages6
ISBN (Print)081869650X
Publication statusPublished - 1990
Externally publishedYes
Event27th ACM/IEEE Design Automation Conference - Orlando, FL, USA
Duration: 1990 Jun 241990 Jun 28

Other

Other27th ACM/IEEE Design Automation Conference
CityOrlando, FL, USA
Period90/6/2490/6/28

Fingerprint

Masks
Transistors

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Matsumoto, N., Watanabe, Y., Usami, K., Sugeno, Y., Hatada, H., & Mori, S. (1990). Datapath generator based on gate-level symbolic layout. In 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (pp. 388-393). Piscataway, NJ, United States: Publ by IEEE.

Datapath generator based on gate-level symbolic layout. / Matsumoto, Nobu; Watanabe, Yoko; Usami, Kimiyoshi; Sugeno, Yukio; Hatada, Hiroshi; Mori, Shojiro.

27th ACM/IEEE Design Automation Conference. Proceedings 1990. Piscataway, NJ, United States : Publ by IEEE, 1990. p. 388-393.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Matsumoto, N, Watanabe, Y, Usami, K, Sugeno, Y, Hatada, H & Mori, S 1990, Datapath generator based on gate-level symbolic layout. in 27th ACM/IEEE Design Automation Conference. Proceedings 1990. Publ by IEEE, Piscataway, NJ, United States, pp. 388-393, 27th ACM/IEEE Design Automation Conference, Orlando, FL, USA, 90/6/24.
Matsumoto N, Watanabe Y, Usami K, Sugeno Y, Hatada H, Mori S. Datapath generator based on gate-level symbolic layout. In 27th ACM/IEEE Design Automation Conference. Proceedings 1990. Piscataway, NJ, United States: Publ by IEEE. 1990. p. 388-393
Matsumoto, Nobu ; Watanabe, Yoko ; Usami, Kimiyoshi ; Sugeno, Yukio ; Hatada, Hiroshi ; Mori, Shojiro. / Datapath generator based on gate-level symbolic layout. 27th ACM/IEEE Design Automation Conference. Proceedings 1990. Piscataway, NJ, United States : Publ by IEEE, 1990. pp. 388-393
@inproceedings{8e6f6ced6e9e4d03855a876678728e4e,
title = "Datapath generator based on gate-level symbolic layout",
abstract = "A data-path generator that generates high-density LSI mask layouts equivalent to hand-crafted ones is described. An entry of the generator is a hierarchical symbolic layout at the gate level. The bit-and-row-slicing technique is a key feature for realizing large-size and high-density data-path generation. A 21K-transistor data-path whose density is 5.64 KTr/mm2, greater than the 5.38 KTr/mm2 of a hand-crafted datapath, was generated using 1-μm CMOS technology.",
author = "Nobu Matsumoto and Yoko Watanabe and Kimiyoshi Usami and Yukio Sugeno and Hiroshi Hatada and Shojiro Mori",
year = "1990",
language = "English",
isbn = "081869650X",
pages = "388--393",
booktitle = "27th ACM/IEEE Design Automation Conference. Proceedings 1990",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Datapath generator based on gate-level symbolic layout

AU - Matsumoto, Nobu

AU - Watanabe, Yoko

AU - Usami, Kimiyoshi

AU - Sugeno, Yukio

AU - Hatada, Hiroshi

AU - Mori, Shojiro

PY - 1990

Y1 - 1990

N2 - A data-path generator that generates high-density LSI mask layouts equivalent to hand-crafted ones is described. An entry of the generator is a hierarchical symbolic layout at the gate level. The bit-and-row-slicing technique is a key feature for realizing large-size and high-density data-path generation. A 21K-transistor data-path whose density is 5.64 KTr/mm2, greater than the 5.38 KTr/mm2 of a hand-crafted datapath, was generated using 1-μm CMOS technology.

AB - A data-path generator that generates high-density LSI mask layouts equivalent to hand-crafted ones is described. An entry of the generator is a hierarchical symbolic layout at the gate level. The bit-and-row-slicing technique is a key feature for realizing large-size and high-density data-path generation. A 21K-transistor data-path whose density is 5.64 KTr/mm2, greater than the 5.38 KTr/mm2 of a hand-crafted datapath, was generated using 1-μm CMOS technology.

UR - http://www.scopus.com/inward/record.url?scp=0025550664&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025550664&partnerID=8YFLogxK

M3 - Conference contribution

SN - 081869650X

SP - 388

EP - 393

BT - 27th ACM/IEEE Design Automation Conference. Proceedings 1990

PB - Publ by IEEE

CY - Piscataway, NJ, United States

ER -