Delay modeling and static timing analysis for MTCMOS circuits

Naoaki Ohkubo, Kimiyoshi Usami

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

One of the critical issues in MTCMOS design is how to estimate a circuit delay quickly. In this paper, we propose a delay modeling and static timing analysis (STA) methodology targeting at MTCMOS circuits. In the proposed method, we prepare a delay look-up table (LUT) consisting of the input slew, the output load capacitance, the virtual ground length, and a power-switch size. Using this LUT, we compute a circuit delay for each logic cell by applying the linear interpolation. Experimental results show that the proposed methodology enables to estimate the critical path delay in a good accuracy.

Original languageEnglish
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Pages570-575
Number of pages6
Volume2006
Publication statusPublished - 2006
EventASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006 - Yokohama
Duration: 2006 Jan 242006 Jan 27

Other

OtherASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006
CityYokohama
Period06/1/2406/1/27

Fingerprint

Delay circuits
Networks (circuits)
Interpolation
Capacitance
Switches

Keywords

  • Delay
  • Interpolation
  • Leakage power
  • MTCMOS
  • Selective-MT
  • Static timing analysis

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Ohkubo, N., & Usami, K. (2006). Delay modeling and static timing analysis for MTCMOS circuits. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (Vol. 2006, pp. 570-575). [1594746]

Delay modeling and static timing analysis for MTCMOS circuits. / Ohkubo, Naoaki; Usami, Kimiyoshi.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2006 2006. p. 570-575 1594746.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ohkubo, N & Usami, K 2006, Delay modeling and static timing analysis for MTCMOS circuits. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. vol. 2006, 1594746, pp. 570-575, ASP-DAC 2006: Asia and South Pacific Design Automation Conference 2006, Yokohama, 06/1/24.
Ohkubo N, Usami K. Delay modeling and static timing analysis for MTCMOS circuits. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2006. 2006. p. 570-575. 1594746
Ohkubo, Naoaki ; Usami, Kimiyoshi. / Delay modeling and static timing analysis for MTCMOS circuits. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2006 2006. pp. 570-575
@inproceedings{5b81b8741ce547bd927bc6fa080f85c0,
title = "Delay modeling and static timing analysis for MTCMOS circuits",
abstract = "One of the critical issues in MTCMOS design is how to estimate a circuit delay quickly. In this paper, we propose a delay modeling and static timing analysis (STA) methodology targeting at MTCMOS circuits. In the proposed method, we prepare a delay look-up table (LUT) consisting of the input slew, the output load capacitance, the virtual ground length, and a power-switch size. Using this LUT, we compute a circuit delay for each logic cell by applying the linear interpolation. Experimental results show that the proposed methodology enables to estimate the critical path delay in a good accuracy.",
keywords = "Delay, Interpolation, Leakage power, MTCMOS, Selective-MT, Static timing analysis",
author = "Naoaki Ohkubo and Kimiyoshi Usami",
year = "2006",
language = "English",
isbn = "0780394518",
volume = "2006",
pages = "570--575",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - Delay modeling and static timing analysis for MTCMOS circuits

AU - Ohkubo, Naoaki

AU - Usami, Kimiyoshi

PY - 2006

Y1 - 2006

N2 - One of the critical issues in MTCMOS design is how to estimate a circuit delay quickly. In this paper, we propose a delay modeling and static timing analysis (STA) methodology targeting at MTCMOS circuits. In the proposed method, we prepare a delay look-up table (LUT) consisting of the input slew, the output load capacitance, the virtual ground length, and a power-switch size. Using this LUT, we compute a circuit delay for each logic cell by applying the linear interpolation. Experimental results show that the proposed methodology enables to estimate the critical path delay in a good accuracy.

AB - One of the critical issues in MTCMOS design is how to estimate a circuit delay quickly. In this paper, we propose a delay modeling and static timing analysis (STA) methodology targeting at MTCMOS circuits. In the proposed method, we prepare a delay look-up table (LUT) consisting of the input slew, the output load capacitance, the virtual ground length, and a power-switch size. Using this LUT, we compute a circuit delay for each logic cell by applying the linear interpolation. Experimental results show that the proposed methodology enables to estimate the critical path delay in a good accuracy.

KW - Delay

KW - Interpolation

KW - Leakage power

KW - MTCMOS

KW - Selective-MT

KW - Static timing analysis

UR - http://www.scopus.com/inward/record.url?scp=33748588117&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33748588117&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:33748588117

SN - 0780394518

SN - 9780780394513

VL - 2006

SP - 570

EP - 575

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -