Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links

Yusuke Koizumi, Noriyuki Miura, Yasuhiro Take, Hiroki Matsutani, Tadahiro Kuroda, Hideharu Amano, Ryuichi Sakamoto, Mitaro Namiki, Kimiyoshi Usami, Masaaki Kondo, Hiroshi Nakamura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Cube-1 is a heterogeneous multi-core processor which can achieve the required performance with the least energy consumption as possible. It can control the performance and energy with two levels: (1) the number of accelerators can be easily changed by increasing or decreasing the number of stacked chips after fabrication, as they are connected with inductive coupling links. (2) The supply voltage for PE array of the accelerator can be controlled by the host CPU so that the required performance can be obtained with a minimum supply voltage.

Original languageEnglish
Title of host publication2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings
PublisherIEEE Computer Society
DOIs
Publication statusPublished - 2013
Event2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Porto
Duration: 2013 Sep 22013 Sep 4

Other

Other2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013
CityPorto
Period13/9/213/9/4

Fingerprint

Particle accelerators
Demonstrations
Electric potential
Program processors
Energy utilization
Fabrication

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Applied Mathematics

Cite this

Koizumi, Y., Miura, N., Take, Y., Matsutani, H., Kuroda, T., Amano, H., ... Nakamura, H. (2013). Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links. In 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings [6645628] IEEE Computer Society. https://doi.org/10.1109/FPL.2013.6645628

Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links. / Koizumi, Yusuke; Miura, Noriyuki; Take, Yasuhiro; Matsutani, Hiroki; Kuroda, Tadahiro; Amano, Hideharu; Sakamoto, Ryuichi; Namiki, Mitaro; Usami, Kimiyoshi; Kondo, Masaaki; Nakamura, Hiroshi.

2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings. IEEE Computer Society, 2013. 6645628.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Koizumi, Y, Miura, N, Take, Y, Matsutani, H, Kuroda, T, Amano, H, Sakamoto, R, Namiki, M, Usami, K, Kondo, M & Nakamura, H 2013, Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links. in 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings., 6645628, IEEE Computer Society, 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013, Porto, 13/9/2. https://doi.org/10.1109/FPL.2013.6645628
Koizumi Y, Miura N, Take Y, Matsutani H, Kuroda T, Amano H et al. Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links. In 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings. IEEE Computer Society. 2013. 6645628 https://doi.org/10.1109/FPL.2013.6645628
Koizumi, Yusuke ; Miura, Noriyuki ; Take, Yasuhiro ; Matsutani, Hiroki ; Kuroda, Tadahiro ; Amano, Hideharu ; Sakamoto, Ryuichi ; Namiki, Mitaro ; Usami, Kimiyoshi ; Kondo, Masaaki ; Nakamura, Hiroshi. / Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links. 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings. IEEE Computer Society, 2013.
@inproceedings{87943500bd43478f9cb7bd18dec7c4c0,
title = "Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links",
abstract = "Cube-1 is a heterogeneous multi-core processor which can achieve the required performance with the least energy consumption as possible. It can control the performance and energy with two levels: (1) the number of accelerators can be easily changed by increasing or decreasing the number of stacked chips after fabrication, as they are connected with inductive coupling links. (2) The supply voltage for PE array of the accelerator can be controlled by the host CPU so that the required performance can be obtained with a minimum supply voltage.",
author = "Yusuke Koizumi and Noriyuki Miura and Yasuhiro Take and Hiroki Matsutani and Tadahiro Kuroda and Hideharu Amano and Ryuichi Sakamoto and Mitaro Namiki and Kimiyoshi Usami and Masaaki Kondo and Hiroshi Nakamura",
year = "2013",
doi = "10.1109/FPL.2013.6645628",
language = "English",
booktitle = "2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links

AU - Koizumi, Yusuke

AU - Miura, Noriyuki

AU - Take, Yasuhiro

AU - Matsutani, Hiroki

AU - Kuroda, Tadahiro

AU - Amano, Hideharu

AU - Sakamoto, Ryuichi

AU - Namiki, Mitaro

AU - Usami, Kimiyoshi

AU - Kondo, Masaaki

AU - Nakamura, Hiroshi

PY - 2013

Y1 - 2013

N2 - Cube-1 is a heterogeneous multi-core processor which can achieve the required performance with the least energy consumption as possible. It can control the performance and energy with two levels: (1) the number of accelerators can be easily changed by increasing or decreasing the number of stacked chips after fabrication, as they are connected with inductive coupling links. (2) The supply voltage for PE array of the accelerator can be controlled by the host CPU so that the required performance can be obtained with a minimum supply voltage.

AB - Cube-1 is a heterogeneous multi-core processor which can achieve the required performance with the least energy consumption as possible. It can control the performance and energy with two levels: (1) the number of accelerators can be easily changed by increasing or decreasing the number of stacked chips after fabrication, as they are connected with inductive coupling links. (2) The supply voltage for PE array of the accelerator can be controlled by the host CPU so that the required performance can be obtained with a minimum supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=84898640727&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84898640727&partnerID=8YFLogxK

U2 - 10.1109/FPL.2013.6645628

DO - 10.1109/FPL.2013.6645628

M3 - Conference contribution

BT - 2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings

PB - IEEE Computer Society

ER -