DESIGN METHODOLOGY OF STANDARD CELL LAYOUT AND PLA.

Kimiyoshi Usami, Aya Ishii, Atsushi Horie, Jun Iwamura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A comparison of areas between standard cell (SC) and PLA layout results in the introduction of a parameter LA which represents the logic attribute of a functional macro block. LA is a compound parameter consisting of average logic depth D, number of inputs I, and a new parameter w which represents the logical shape of gate arrangement. To investigate the dependences of areas of SC and PLA on these parameters, the arrangement of gates, fan-in and fan-out are modeled for combinational random logic. Based on the model, logic blocks are automatically generated to be implemented by both SC and PLA. It is found that LA is a good index for predicting which of SC or PLA should be used to implement a logic block.

Original languageEnglish
Title of host publicationProceedings of the Custom Integrated Circuits Conference
PublisherIEEE
Pages379-384
Number of pages6
Publication statusPublished - 1987
Externally publishedYes

Fingerprint

Fans
Macros

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Usami, K., Ishii, A., Horie, A., & Iwamura, J. (1987). DESIGN METHODOLOGY OF STANDARD CELL LAYOUT AND PLA. In Proceedings of the Custom Integrated Circuits Conference (pp. 379-384). IEEE.

DESIGN METHODOLOGY OF STANDARD CELL LAYOUT AND PLA. / Usami, Kimiyoshi; Ishii, Aya; Horie, Atsushi; Iwamura, Jun.

Proceedings of the Custom Integrated Circuits Conference. IEEE, 1987. p. 379-384.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Usami, K, Ishii, A, Horie, A & Iwamura, J 1987, DESIGN METHODOLOGY OF STANDARD CELL LAYOUT AND PLA. in Proceedings of the Custom Integrated Circuits Conference. IEEE, pp. 379-384.
Usami K, Ishii A, Horie A, Iwamura J. DESIGN METHODOLOGY OF STANDARD CELL LAYOUT AND PLA. In Proceedings of the Custom Integrated Circuits Conference. IEEE. 1987. p. 379-384
Usami, Kimiyoshi ; Ishii, Aya ; Horie, Atsushi ; Iwamura, Jun. / DESIGN METHODOLOGY OF STANDARD CELL LAYOUT AND PLA. Proceedings of the Custom Integrated Circuits Conference. IEEE, 1987. pp. 379-384
@inproceedings{ba294e9aa7f44c8ba950f6f6ae3ab29a,
title = "DESIGN METHODOLOGY OF STANDARD CELL LAYOUT AND PLA.",
abstract = "A comparison of areas between standard cell (SC) and PLA layout results in the introduction of a parameter LA which represents the logic attribute of a functional macro block. LA is a compound parameter consisting of average logic depth D, number of inputs I, and a new parameter w which represents the logical shape of gate arrangement. To investigate the dependences of areas of SC and PLA on these parameters, the arrangement of gates, fan-in and fan-out are modeled for combinational random logic. Based on the model, logic blocks are automatically generated to be implemented by both SC and PLA. It is found that LA is a good index for predicting which of SC or PLA should be used to implement a logic block.",
author = "Kimiyoshi Usami and Aya Ishii and Atsushi Horie and Jun Iwamura",
year = "1987",
language = "English",
pages = "379--384",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",
publisher = "IEEE",

}

TY - GEN

T1 - DESIGN METHODOLOGY OF STANDARD CELL LAYOUT AND PLA.

AU - Usami, Kimiyoshi

AU - Ishii, Aya

AU - Horie, Atsushi

AU - Iwamura, Jun

PY - 1987

Y1 - 1987

N2 - A comparison of areas between standard cell (SC) and PLA layout results in the introduction of a parameter LA which represents the logic attribute of a functional macro block. LA is a compound parameter consisting of average logic depth D, number of inputs I, and a new parameter w which represents the logical shape of gate arrangement. To investigate the dependences of areas of SC and PLA on these parameters, the arrangement of gates, fan-in and fan-out are modeled for combinational random logic. Based on the model, logic blocks are automatically generated to be implemented by both SC and PLA. It is found that LA is a good index for predicting which of SC or PLA should be used to implement a logic block.

AB - A comparison of areas between standard cell (SC) and PLA layout results in the introduction of a parameter LA which represents the logic attribute of a functional macro block. LA is a compound parameter consisting of average logic depth D, number of inputs I, and a new parameter w which represents the logical shape of gate arrangement. To investigate the dependences of areas of SC and PLA on these parameters, the arrangement of gates, fan-in and fan-out are modeled for combinational random logic. Based on the model, logic blocks are automatically generated to be implemented by both SC and PLA. It is found that LA is a good index for predicting which of SC or PLA should be used to implement a logic block.

UR - http://www.scopus.com/inward/record.url?scp=0023211751&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023211751&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0023211751

SP - 379

EP - 384

BT - Proceedings of the Custom Integrated Circuits Conference

PB - IEEE

ER -