Design of a 32-bit microprocessor, TX1

Takeji Tokumaru, Eiji Masuda, Kimiyoshi Usami, Kimiyoshi Usami, Misao Miyata, Jun Iwamura

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Implementation of the TX1 VLSI microprocessor is described. Particular emphasis is placed on the design method, which meets the requirements of short design time with reasonable chip size. A one-phase clock system, which is a better solution for high-speed operation but requires careful design for evading the skew problem, is discussed. Design for testability is embedded in the chip. The TX1 is fabricated with a 1.0-μm two-layer metal CMOS process. The chip contains 450K transistors in a 10.89 × 10.27 mm2 die.

Original languageEnglish
Pages (from-to)938-944
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Volume24
Issue number4
DOIs
Publication statusPublished - 1989 Aug
Externally publishedYes

Fingerprint

Microprocessor chips
Design for testability
Clocks
Transistors
Metals

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Tokumaru, T., Masuda, E., Usami, K., Usami, K., Miyata, M., & Iwamura, J. (1989). Design of a 32-bit microprocessor, TX1. IEEE Journal of Solid-State Circuits, 24(4), 938-944. https://doi.org/10.1109/4.34075

Design of a 32-bit microprocessor, TX1. / Tokumaru, Takeji; Masuda, Eiji; Usami, Kimiyoshi; Usami, Kimiyoshi; Miyata, Misao; Iwamura, Jun.

In: IEEE Journal of Solid-State Circuits, Vol. 24, No. 4, 08.1989, p. 938-944.

Research output: Contribution to journalArticle

Tokumaru, T, Masuda, E, Usami, K, Usami, K, Miyata, M & Iwamura, J 1989, 'Design of a 32-bit microprocessor, TX1', IEEE Journal of Solid-State Circuits, vol. 24, no. 4, pp. 938-944. https://doi.org/10.1109/4.34075
Tokumaru T, Masuda E, Usami K, Usami K, Miyata M, Iwamura J. Design of a 32-bit microprocessor, TX1. IEEE Journal of Solid-State Circuits. 1989 Aug;24(4):938-944. https://doi.org/10.1109/4.34075
Tokumaru, Takeji ; Masuda, Eiji ; Usami, Kimiyoshi ; Usami, Kimiyoshi ; Miyata, Misao ; Iwamura, Jun. / Design of a 32-bit microprocessor, TX1. In: IEEE Journal of Solid-State Circuits. 1989 ; Vol. 24, No. 4. pp. 938-944.
@article{54ed3ddf81cb4c42b3b880327611e78d,
title = "Design of a 32-bit microprocessor, TX1",
abstract = "Implementation of the TX1 VLSI microprocessor is described. Particular emphasis is placed on the design method, which meets the requirements of short design time with reasonable chip size. A one-phase clock system, which is a better solution for high-speed operation but requires careful design for evading the skew problem, is discussed. Design for testability is embedded in the chip. The TX1 is fabricated with a 1.0-μm two-layer metal CMOS process. The chip contains 450K transistors in a 10.89 × 10.27 mm2 die.",
author = "Takeji Tokumaru and Eiji Masuda and Kimiyoshi Usami and Kimiyoshi Usami and Misao Miyata and Jun Iwamura",
year = "1989",
month = "8",
doi = "10.1109/4.34075",
language = "English",
volume = "24",
pages = "938--944",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Design of a 32-bit microprocessor, TX1

AU - Tokumaru, Takeji

AU - Masuda, Eiji

AU - Usami, Kimiyoshi

AU - Usami, Kimiyoshi

AU - Miyata, Misao

AU - Iwamura, Jun

PY - 1989/8

Y1 - 1989/8

N2 - Implementation of the TX1 VLSI microprocessor is described. Particular emphasis is placed on the design method, which meets the requirements of short design time with reasonable chip size. A one-phase clock system, which is a better solution for high-speed operation but requires careful design for evading the skew problem, is discussed. Design for testability is embedded in the chip. The TX1 is fabricated with a 1.0-μm two-layer metal CMOS process. The chip contains 450K transistors in a 10.89 × 10.27 mm2 die.

AB - Implementation of the TX1 VLSI microprocessor is described. Particular emphasis is placed on the design method, which meets the requirements of short design time with reasonable chip size. A one-phase clock system, which is a better solution for high-speed operation but requires careful design for evading the skew problem, is discussed. Design for testability is embedded in the chip. The TX1 is fabricated with a 1.0-μm two-layer metal CMOS process. The chip contains 450K transistors in a 10.89 × 10.27 mm2 die.

UR - http://www.scopus.com/inward/record.url?scp=0024717907&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024717907&partnerID=8YFLogxK

U2 - 10.1109/4.34075

DO - 10.1109/4.34075

M3 - Article

AN - SCOPUS:0024717907

VL - 24

SP - 938

EP - 944

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -