Design of a 32bit microprocessor, TX1

Takeji Tokumaru, Eiji Masuda, Chikahiro Hori, Kimiyoshi Usami, Misao Miyata, Jun Iwamura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

TX1 is a 32-bit microprocessor of the Toshiba TX series of microprocessors, which are fully based on the TRON architecture. TX1 supports 88 instructions and executes basic instructions in 2 cycles at 25 MHz. The average performance of TX1 is more than 5 MIPS. Implementation of the TX1 is described. Particular emphasis is placed on a design style suitable for VLSI microprocessors including full utilization of design automation such as logic synthesis and automatic place and router. The clock skew problem is also studied and successfully resolved.

Original languageEnglish
Title of host publication1988 Symp VLSI Circuits Dig Tech Pap
Editors Anon
Pages33-34
Number of pages2
Publication statusPublished - 1988
Externally publishedYes
Event1988 Symposium on VLSI Circuits - Digest of Technical Papers - Tokyo, Japan
Duration: 1988 Aug 221988 Aug 24

Other

Other1988 Symposium on VLSI Circuits - Digest of Technical Papers
CityTokyo, Japan
Period88/8/2288/8/24

Fingerprint

Microprocessor chips
Routers
Clocks
Automation
Logic Synthesis

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Tokumaru, T., Masuda, E., Hori, C., Usami, K., Miyata, M., & Iwamura, J. (1988). Design of a 32bit microprocessor, TX1. In Anon (Ed.), 1988 Symp VLSI Circuits Dig Tech Pap (pp. 33-34)

Design of a 32bit microprocessor, TX1. / Tokumaru, Takeji; Masuda, Eiji; Hori, Chikahiro; Usami, Kimiyoshi; Miyata, Misao; Iwamura, Jun.

1988 Symp VLSI Circuits Dig Tech Pap. ed. / Anon. 1988. p. 33-34.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tokumaru, T, Masuda, E, Hori, C, Usami, K, Miyata, M & Iwamura, J 1988, Design of a 32bit microprocessor, TX1. in Anon (ed.), 1988 Symp VLSI Circuits Dig Tech Pap. pp. 33-34, 1988 Symposium on VLSI Circuits - Digest of Technical Papers, Tokyo, Japan, 88/8/22.
Tokumaru T, Masuda E, Hori C, Usami K, Miyata M, Iwamura J. Design of a 32bit microprocessor, TX1. In Anon, editor, 1988 Symp VLSI Circuits Dig Tech Pap. 1988. p. 33-34
Tokumaru, Takeji ; Masuda, Eiji ; Hori, Chikahiro ; Usami, Kimiyoshi ; Miyata, Misao ; Iwamura, Jun. / Design of a 32bit microprocessor, TX1. 1988 Symp VLSI Circuits Dig Tech Pap. editor / Anon. 1988. pp. 33-34
@inproceedings{27a42b349cfd4843ba062970dd424673,
title = "Design of a 32bit microprocessor, TX1",
abstract = "TX1 is a 32-bit microprocessor of the Toshiba TX series of microprocessors, which are fully based on the TRON architecture. TX1 supports 88 instructions and executes basic instructions in 2 cycles at 25 MHz. The average performance of TX1 is more than 5 MIPS. Implementation of the TX1 is described. Particular emphasis is placed on a design style suitable for VLSI microprocessors including full utilization of design automation such as logic synthesis and automatic place and router. The clock skew problem is also studied and successfully resolved.",
author = "Takeji Tokumaru and Eiji Masuda and Chikahiro Hori and Kimiyoshi Usami and Misao Miyata and Jun Iwamura",
year = "1988",
language = "English",
pages = "33--34",
editor = "Anon",
booktitle = "1988 Symp VLSI Circuits Dig Tech Pap",

}

TY - GEN

T1 - Design of a 32bit microprocessor, TX1

AU - Tokumaru, Takeji

AU - Masuda, Eiji

AU - Hori, Chikahiro

AU - Usami, Kimiyoshi

AU - Miyata, Misao

AU - Iwamura, Jun

PY - 1988

Y1 - 1988

N2 - TX1 is a 32-bit microprocessor of the Toshiba TX series of microprocessors, which are fully based on the TRON architecture. TX1 supports 88 instructions and executes basic instructions in 2 cycles at 25 MHz. The average performance of TX1 is more than 5 MIPS. Implementation of the TX1 is described. Particular emphasis is placed on a design style suitable for VLSI microprocessors including full utilization of design automation such as logic synthesis and automatic place and router. The clock skew problem is also studied and successfully resolved.

AB - TX1 is a 32-bit microprocessor of the Toshiba TX series of microprocessors, which are fully based on the TRON architecture. TX1 supports 88 instructions and executes basic instructions in 2 cycles at 25 MHz. The average performance of TX1 is more than 5 MIPS. Implementation of the TX1 is described. Particular emphasis is placed on a design style suitable for VLSI microprocessors including full utilization of design automation such as logic synthesis and automatic place and router. The clock skew problem is also studied and successfully resolved.

UR - http://www.scopus.com/inward/record.url?scp=0024171124&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024171124&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0024171124

SP - 33

EP - 34

BT - 1988 Symp VLSI Circuits Dig Tech Pap

A2 - Anon, null

ER -