Design optimization of active shield circuits for digital noise suppression based on average noise evaluation

Retdian A. Nicodimus; Hiroto Suzuki; Kazuyuki Wada; Shigetaka Takagi

doi:10.1093/ietfec/e88-a.2.444

Design optimization of active shield circuits for digital noise suppression based on average noise evaluation

Retdian A. Nicodimus, Hiroto Suzuki, Kazuyuki Wada, Shigetaka Takagi

Research output: Contribution to journal › Article › peer-review

5 Citations (Scopus)

Abstract

A design optimization of active shield circuit using noise averaging method is proposed. The relation between the averaged noise and the design parameters of the active shield circuit such as circuit gain and on-chip layout is examined. A simple design guideline is also provided. Simulation results show that the active shield circuit designed by the proposed optimization method gives a better noise suppression performance of about 28% than the conventional one.

Original language	English
Pages (from-to)	444-449
Number of pages	6
Journal	IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Volume	E88-A
Issue number	2
DOIs	https://doi.org/10.1093/ietfec/e88-a.2.444
Publication status	Published - 2005
Externally published	Yes

Keywords

Active noise cancellation
Active shield circuit
Digital noise
Mixed-signal integrated circuits
Substrats coupling

ASJC Scopus subject areas

Signal Processing
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering
Applied Mathematics

Access to Document

10.1093/ietfec/e88-a.2.444

Cite this

Design optimization of active shield circuits for digital noise suppression based on average noise evaluation. / Nicodimus, Retdian A.; Suzuki, Hiroto; Wada, Kazuyuki; Takagi, Shigetaka.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E88-A, No. 2, 2005, p. 444-449.

Research output: Contribution to journal › Article › peer-review

@article{d394e5ef4ff04257ae15c98034bc70b2,

title = "Design optimization of active shield circuits for digital noise suppression based on average noise evaluation",

abstract = "A design optimization of active shield circuit using noise averaging method is proposed. The relation between the averaged noise and the design parameters of the active shield circuit such as circuit gain and on-chip layout is examined. A simple design guideline is also provided. Simulation results show that the active shield circuit designed by the proposed optimization method gives a better noise suppression performance of about 28% than the conventional one.",

keywords = "Active noise cancellation, Active shield circuit, Digital noise, Mixed-signal integrated circuits, Substrats coupling",

author = "Nicodimus, {Retdian A.} and Hiroto Suzuki and Kazuyuki Wada and Shigetaka Takagi",

year = "2005",

doi = "10.1093/ietfec/e88-a.2.444",

language = "English",

volume = "E88-A",

pages = "444--449",

journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",

issn = "0916-8508",

publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",

number = "2",

}

TY - JOUR

T1 - Design optimization of active shield circuits for digital noise suppression based on average noise evaluation

AU - Nicodimus, Retdian A.

AU - Suzuki, Hiroto

AU - Wada, Kazuyuki

AU - Takagi, Shigetaka

PY - 2005

Y1 - 2005

N2 - A design optimization of active shield circuit using noise averaging method is proposed. The relation between the averaged noise and the design parameters of the active shield circuit such as circuit gain and on-chip layout is examined. A simple design guideline is also provided. Simulation results show that the active shield circuit designed by the proposed optimization method gives a better noise suppression performance of about 28% than the conventional one.

AB - A design optimization of active shield circuit using noise averaging method is proposed. The relation between the averaged noise and the design parameters of the active shield circuit such as circuit gain and on-chip layout is examined. A simple design guideline is also provided. Simulation results show that the active shield circuit designed by the proposed optimization method gives a better noise suppression performance of about 28% than the conventional one.

KW - Active noise cancellation

KW - Active shield circuit

KW - Digital noise

KW - Mixed-signal integrated circuits

KW - Substrats coupling

UR - http://www.scopus.com/inward/record.url?scp=24144461377&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=24144461377&partnerID=8YFLogxK

U2 - 10.1093/ietfec/e88-a.2.444

DO - 10.1093/ietfec/e88-a.2.444

M3 - Article

AN - SCOPUS:24144461377

VL - E88-A

SP - 444

EP - 449

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 2

ER -

Design optimization of active shield circuits for digital noise suppression based on average noise evaluation

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this