Design Optimization of Wiring Substrate for a CMOS-Based Multichip Module,

T.Sudo T.Sudo, N.Hirano N.Hirano, K.Kato K.Kato, Y.Hiruta Y.Hiruta, Y.Fuchida Y.Fuchida, Toshio Sudo

Research output: Contribution to journalArticle

1 Citation (Scopus)
Original languageEnglish
Pages (from-to)710-716
JournalECTC
Publication statusPublished - 1992 May 25

Cite this

T.Sudo, T. S., N.Hirano, N. H., K.Kato, K. K., Y.Hiruta, Y. H., Y.Fuchida, Y. F., & Sudo, T. (1992). Design Optimization of Wiring Substrate for a CMOS-Based Multichip Module, ECTC, 710-716.