Design verification for product line development

Tomoji Kishi, Natsuko Noda, Takuya Katayama

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Citations (Scopus)

Abstract

Our society is becoming increasingly dependent on embedded software, and its reliability becomes more and more important. Although we can utilize powerful scientific methods such as model checking techniques to develop reliable embedded software, it is expensive to apply these methods to consumer embedded software development. In this paper, we propose an application of model checking techniques for design verification in product line development (PLD). We introduce reusable verification models in which we define variation points, and we show how to define traceability among feature models, design models and verification models. The reuse of verification models in PLD not only enables the systematic design verification of each product but also reduces the cost of applying model checking techniques.

Original languageEnglish
Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Pages150-161
Number of pages12
Volume3714 LNCS
DOIs
Publication statusPublished - 2005
Externally publishedYes
Event9th International Conference on Software Product Lines, SPLC 2005 - Rennes
Duration: 2005 Sep 262005 Sep 29

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume3714 LNCS
ISSN (Print)03029743
ISSN (Electronic)16113349

Other

Other9th International Conference on Software Product Lines, SPLC 2005
CityRennes
Period05/9/2605/9/29

Fingerprint

Embedded software
Model checking
Software engineering
Costs

ASJC Scopus subject areas

  • Computer Science(all)
  • Biochemistry, Genetics and Molecular Biology(all)
  • Theoretical Computer Science

Cite this

Kishi, T., Noda, N., & Katayama, T. (2005). Design verification for product line development. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3714 LNCS, pp. 150-161). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 3714 LNCS). https://doi.org/10.1007/11554844_18

Design verification for product line development. / Kishi, Tomoji; Noda, Natsuko; Katayama, Takuya.

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 3714 LNCS 2005. p. 150-161 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 3714 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kishi, T, Noda, N & Katayama, T 2005, Design verification for product line development. in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). vol. 3714 LNCS, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 3714 LNCS, pp. 150-161, 9th International Conference on Software Product Lines, SPLC 2005, Rennes, 05/9/26. https://doi.org/10.1007/11554844_18
Kishi T, Noda N, Katayama T. Design verification for product line development. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 3714 LNCS. 2005. p. 150-161. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). https://doi.org/10.1007/11554844_18
Kishi, Tomoji ; Noda, Natsuko ; Katayama, Takuya. / Design verification for product line development. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 3714 LNCS 2005. pp. 150-161 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{d435efc2afa440b69571d90933c2a0ee,
title = "Design verification for product line development",
abstract = "Our society is becoming increasingly dependent on embedded software, and its reliability becomes more and more important. Although we can utilize powerful scientific methods such as model checking techniques to develop reliable embedded software, it is expensive to apply these methods to consumer embedded software development. In this paper, we propose an application of model checking techniques for design verification in product line development (PLD). We introduce reusable verification models in which we define variation points, and we show how to define traceability among feature models, design models and verification models. The reuse of verification models in PLD not only enables the systematic design verification of each product but also reduces the cost of applying model checking techniques.",
author = "Tomoji Kishi and Natsuko Noda and Takuya Katayama",
year = "2005",
doi = "10.1007/11554844_18",
language = "English",
isbn = "3540289364",
volume = "3714 LNCS",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
pages = "150--161",
booktitle = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

}

TY - GEN

T1 - Design verification for product line development

AU - Kishi, Tomoji

AU - Noda, Natsuko

AU - Katayama, Takuya

PY - 2005

Y1 - 2005

N2 - Our society is becoming increasingly dependent on embedded software, and its reliability becomes more and more important. Although we can utilize powerful scientific methods such as model checking techniques to develop reliable embedded software, it is expensive to apply these methods to consumer embedded software development. In this paper, we propose an application of model checking techniques for design verification in product line development (PLD). We introduce reusable verification models in which we define variation points, and we show how to define traceability among feature models, design models and verification models. The reuse of verification models in PLD not only enables the systematic design verification of each product but also reduces the cost of applying model checking techniques.

AB - Our society is becoming increasingly dependent on embedded software, and its reliability becomes more and more important. Although we can utilize powerful scientific methods such as model checking techniques to develop reliable embedded software, it is expensive to apply these methods to consumer embedded software development. In this paper, we propose an application of model checking techniques for design verification in product line development (PLD). We introduce reusable verification models in which we define variation points, and we show how to define traceability among feature models, design models and verification models. The reuse of verification models in PLD not only enables the systematic design verification of each product but also reduces the cost of applying model checking techniques.

UR - http://www.scopus.com/inward/record.url?scp=33646173411&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33646173411&partnerID=8YFLogxK

U2 - 10.1007/11554844_18

DO - 10.1007/11554844_18

M3 - Conference contribution

SN - 3540289364

SN - 9783540289364

VL - 3714 LNCS

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 150

EP - 161

BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

ER -