Double side information concatenated coding scheme for fading environments -experimental evaluation employing SNUFEC VLSI-

Katsuhiko Kawazoe; Masanobu Suzuki; Shuji Kubota; Shuzo Kato

Double side information concatenated coding scheme for fading environments -experimental evaluation employing SNUFEC VLSI-

Katsuhiko Kawazoe, Masanobu Suzuki, Shuji Kubota, Shuzo Kato

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In order to realize a high-coding-gain forward error correction scheme for fading environments, a novel concatenated coding scheme employing soft decision decoding with channel-status-information (CSI) for inner codes and also soft decision decoding for outer codes (Double side information concatenated coding scheme) is proposed and its performance is clarified by a hardware experiment employing the developed ultra-high-speed (operation speed up to 60MHz) and universal-coding-rate (from coding rates one-half to fifteen-sixteenths) Viterbi decoder VLSIC (SNUFEC VLSI). The proposed scheme improves the Pe performance to 1/3 of conventional one by employing the SNUFEC VLSI which can output the path memory circuit status 1,0 ratio as the soft-decision decoding data for likelihood information.

Original language	English
Title of host publication	Conference Record - International Conference on Communications
Publisher	Publ by IEEE
Pages	1576-1580
Number of pages	5
ISBN (Print)	0780318269
Publication status	Published - 1994 Jan 1
Externally published	Yes
Event	Proceedings of the 1994 IEEE International Conference on Communications - New Orleans, LA, USA Duration: 1994 May 1 → 1994 May 5

Publication series

Name	Conference Record - International Conference on Communications
Volume	3
ISSN (Print)	0536-1486

Other

Other	Proceedings of the 1994 IEEE International Conference on Communications
City	New Orleans, LA, USA
Period	94/5/1 → 94/5/5

ASJC Scopus subject areas

Computer Networks and Communications
Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Double side information concatenated coding scheme for fading environments -experimental evaluation employing SNUFEC VLSI-'. Together they form a unique fingerprint.

Cite this

Double side information concatenated coding scheme for fading environments -experimental evaluation employing SNUFEC VLSI-. / Kawazoe, Katsuhiko; Suzuki, Masanobu; Kubota, Shuji; Kato, Shuzo.

Conference Record - International Conference on Communications. Publ by IEEE, 1994. p. 1576-1580 (Conference Record - International Conference on Communications; Vol. 3).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kawazoe, K, Suzuki, M, Kubota, S & Kato, S 1994, Double side information concatenated coding scheme for fading environments -experimental evaluation employing SNUFEC VLSI-. in Conference Record - International Conference on Communications. Conference Record - International Conference on Communications, vol. 3, Publ by IEEE, pp. 1576-1580, Proceedings of the 1994 IEEE International Conference on Communications, New Orleans, LA, USA, 94/5/1.

@inproceedings{249a6fc8a73b4caeaf26f1c38830c225,

title = "Double side information concatenated coding scheme for fading environments -experimental evaluation employing SNUFEC VLSI-",

abstract = "In order to realize a high-coding-gain forward error correction scheme for fading environments, a novel concatenated coding scheme employing soft decision decoding with channel-status-information (CSI) for inner codes and also soft decision decoding for outer codes (Double side information concatenated coding scheme) is proposed and its performance is clarified by a hardware experiment employing the developed ultra-high-speed (operation speed up to 60MHz) and universal-coding-rate (from coding rates one-half to fifteen-sixteenths) Viterbi decoder VLSIC (SNUFEC VLSI). The proposed scheme improves the Pe performance to 1/3 of conventional one by employing the SNUFEC VLSI which can output the path memory circuit status 1,0 ratio as the soft-decision decoding data for likelihood information.",

author = "Katsuhiko Kawazoe and Masanobu Suzuki and Shuji Kubota and Shuzo Kato",

year = "1994",

month = jan,

day = "1",

language = "English",

isbn = "0780318269",

series = "Conference Record - International Conference on Communications",

publisher = "Publ by IEEE",

pages = "1576--1580",

booktitle = "Conference Record - International Conference on Communications",

note = "Proceedings of the 1994 IEEE International Conference on Communications ; Conference date: 01-05-1994 Through 05-05-1994",

}

TY - GEN

T1 - Double side information concatenated coding scheme for fading environments -experimental evaluation employing SNUFEC VLSI-

AU - Kawazoe, Katsuhiko

AU - Suzuki, Masanobu

AU - Kubota, Shuji

AU - Kato, Shuzo

PY - 1994/1/1

Y1 - 1994/1/1

N2 - In order to realize a high-coding-gain forward error correction scheme for fading environments, a novel concatenated coding scheme employing soft decision decoding with channel-status-information (CSI) for inner codes and also soft decision decoding for outer codes (Double side information concatenated coding scheme) is proposed and its performance is clarified by a hardware experiment employing the developed ultra-high-speed (operation speed up to 60MHz) and universal-coding-rate (from coding rates one-half to fifteen-sixteenths) Viterbi decoder VLSIC (SNUFEC VLSI). The proposed scheme improves the Pe performance to 1/3 of conventional one by employing the SNUFEC VLSI which can output the path memory circuit status 1,0 ratio as the soft-decision decoding data for likelihood information.

AB - In order to realize a high-coding-gain forward error correction scheme for fading environments, a novel concatenated coding scheme employing soft decision decoding with channel-status-information (CSI) for inner codes and also soft decision decoding for outer codes (Double side information concatenated coding scheme) is proposed and its performance is clarified by a hardware experiment employing the developed ultra-high-speed (operation speed up to 60MHz) and universal-coding-rate (from coding rates one-half to fifteen-sixteenths) Viterbi decoder VLSIC (SNUFEC VLSI). The proposed scheme improves the Pe performance to 1/3 of conventional one by employing the SNUFEC VLSI which can output the path memory circuit status 1,0 ratio as the soft-decision decoding data for likelihood information.

UR - http://www.scopus.com/inward/record.url?scp=0027987719&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027987719&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0027987719

SN - 0780318269

T3 - Conference Record - International Conference on Communications

SP - 1576

EP - 1580

BT - Conference Record - International Conference on Communications

PB - Publ by IEEE

T2 - Proceedings of the 1994 IEEE International Conference on Communications

Y2 - 1 May 1994 through 5 May 1994

ER -