ECL-compatible low-power-consumption 10-Gb/s GaAs 8

1 multiplexer and 1 : 8 demultiplexer

Nobuhide Yoshida, Masahiro Fujii, Takao Atsumo, Keiichi Numata, Michihisa Kohnq, Hirokazu Oikawa, Hiroaki Tsutsui, Tadashi Maeda

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

An emitter coupled logic (ECL) compatible low-power GaAs 8 : 1 multiplexer (MUX) and 1 : 8 demultiplexer (DEMUX) for 10-Gb/s optical communication systems has been developed. In order to decrease the power consumption and to maximize the timing margin, we estimated the power consumption for direct-coupled FET logic (DCFL) and source-coupled FET logic (SCFL) circuits in terms of the D-type flip-flop (DFF) operating speed and the duty-ratio variation. Based on the result, we used SCFL circuits in the clock-generating circuit and the circuits operating at 10Gb/s, and we used DCFL circuits in the circuits operating below 5Gb/s. These ICs, which are mounted on ceramic packages, operate at up to 10Gb/s with power consumption of 1.2 W for the 8 : 1 MUX and LOW for the 1 : 8 DEMUX. This is the lowest power consumption yet reported for 10-Gb/s 8 : 1 MUX and 1 : 8 DEMUX.

Original languageEnglish
Pages (from-to)1992-1998
Number of pages7
JournalIEICE Transactions on Electronics
VolumeE82-C
Issue number11
Publication statusPublished - 1999
Externally publishedYes

Fingerprint

Field effect transistors
Logic circuits
Electric power utilization
Networks (circuits)
Flip flop circuits
Optical communication
Clocks
Communication systems
gallium arsenide

Keywords

  • 10Gb/s
  • demultiplexer
  • ECLcompatible
  • GaAs
  • low power consumption
  • multiplexer

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Yoshida, N., Fujii, M., Atsumo, T., Numata, K., Kohnq, M., Oikawa, H., ... Maeda, T. (1999). ECL-compatible low-power-consumption 10-Gb/s GaAs 8: 1 multiplexer and 1 : 8 demultiplexer. IEICE Transactions on Electronics, E82-C(11), 1992-1998.

ECL-compatible low-power-consumption 10-Gb/s GaAs 8 : 1 multiplexer and 1 : 8 demultiplexer. / Yoshida, Nobuhide; Fujii, Masahiro; Atsumo, Takao; Numata, Keiichi; Kohnq, Michihisa; Oikawa, Hirokazu; Tsutsui, Hiroaki; Maeda, Tadashi.

In: IEICE Transactions on Electronics, Vol. E82-C, No. 11, 1999, p. 1992-1998.

Research output: Contribution to journalArticle

Yoshida, N, Fujii, M, Atsumo, T, Numata, K, Kohnq, M, Oikawa, H, Tsutsui, H & Maeda, T 1999, 'ECL-compatible low-power-consumption 10-Gb/s GaAs 8: 1 multiplexer and 1 : 8 demultiplexer', IEICE Transactions on Electronics, vol. E82-C, no. 11, pp. 1992-1998.
Yoshida N, Fujii M, Atsumo T, Numata K, Kohnq M, Oikawa H et al. ECL-compatible low-power-consumption 10-Gb/s GaAs 8: 1 multiplexer and 1 : 8 demultiplexer. IEICE Transactions on Electronics. 1999;E82-C(11):1992-1998.
Yoshida, Nobuhide ; Fujii, Masahiro ; Atsumo, Takao ; Numata, Keiichi ; Kohnq, Michihisa ; Oikawa, Hirokazu ; Tsutsui, Hiroaki ; Maeda, Tadashi. / ECL-compatible low-power-consumption 10-Gb/s GaAs 8 : 1 multiplexer and 1 : 8 demultiplexer. In: IEICE Transactions on Electronics. 1999 ; Vol. E82-C, No. 11. pp. 1992-1998.
@article{16cef2fe9094401e8a5df36bab409f6c,
title = "ECL-compatible low-power-consumption 10-Gb/s GaAs 8: 1 multiplexer and 1 : 8 demultiplexer",
abstract = "An emitter coupled logic (ECL) compatible low-power GaAs 8 : 1 multiplexer (MUX) and 1 : 8 demultiplexer (DEMUX) for 10-Gb/s optical communication systems has been developed. In order to decrease the power consumption and to maximize the timing margin, we estimated the power consumption for direct-coupled FET logic (DCFL) and source-coupled FET logic (SCFL) circuits in terms of the D-type flip-flop (DFF) operating speed and the duty-ratio variation. Based on the result, we used SCFL circuits in the clock-generating circuit and the circuits operating at 10Gb/s, and we used DCFL circuits in the circuits operating below 5Gb/s. These ICs, which are mounted on ceramic packages, operate at up to 10Gb/s with power consumption of 1.2 W for the 8 : 1 MUX and LOW for the 1 : 8 DEMUX. This is the lowest power consumption yet reported for 10-Gb/s 8 : 1 MUX and 1 : 8 DEMUX.",
keywords = "10Gb/s, demultiplexer, ECLcompatible, GaAs, low power consumption, multiplexer",
author = "Nobuhide Yoshida and Masahiro Fujii and Takao Atsumo and Keiichi Numata and Michihisa Kohnq and Hirokazu Oikawa and Hiroaki Tsutsui and Tadashi Maeda",
year = "1999",
language = "English",
volume = "E82-C",
pages = "1992--1998",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "11",

}

TY - JOUR

T1 - ECL-compatible low-power-consumption 10-Gb/s GaAs 8

T2 - 1 multiplexer and 1 : 8 demultiplexer

AU - Yoshida, Nobuhide

AU - Fujii, Masahiro

AU - Atsumo, Takao

AU - Numata, Keiichi

AU - Kohnq, Michihisa

AU - Oikawa, Hirokazu

AU - Tsutsui, Hiroaki

AU - Maeda, Tadashi

PY - 1999

Y1 - 1999

N2 - An emitter coupled logic (ECL) compatible low-power GaAs 8 : 1 multiplexer (MUX) and 1 : 8 demultiplexer (DEMUX) for 10-Gb/s optical communication systems has been developed. In order to decrease the power consumption and to maximize the timing margin, we estimated the power consumption for direct-coupled FET logic (DCFL) and source-coupled FET logic (SCFL) circuits in terms of the D-type flip-flop (DFF) operating speed and the duty-ratio variation. Based on the result, we used SCFL circuits in the clock-generating circuit and the circuits operating at 10Gb/s, and we used DCFL circuits in the circuits operating below 5Gb/s. These ICs, which are mounted on ceramic packages, operate at up to 10Gb/s with power consumption of 1.2 W for the 8 : 1 MUX and LOW for the 1 : 8 DEMUX. This is the lowest power consumption yet reported for 10-Gb/s 8 : 1 MUX and 1 : 8 DEMUX.

AB - An emitter coupled logic (ECL) compatible low-power GaAs 8 : 1 multiplexer (MUX) and 1 : 8 demultiplexer (DEMUX) for 10-Gb/s optical communication systems has been developed. In order to decrease the power consumption and to maximize the timing margin, we estimated the power consumption for direct-coupled FET logic (DCFL) and source-coupled FET logic (SCFL) circuits in terms of the D-type flip-flop (DFF) operating speed and the duty-ratio variation. Based on the result, we used SCFL circuits in the clock-generating circuit and the circuits operating at 10Gb/s, and we used DCFL circuits in the circuits operating below 5Gb/s. These ICs, which are mounted on ceramic packages, operate at up to 10Gb/s with power consumption of 1.2 W for the 8 : 1 MUX and LOW for the 1 : 8 DEMUX. This is the lowest power consumption yet reported for 10-Gb/s 8 : 1 MUX and 1 : 8 DEMUX.

KW - 10Gb/s

KW - demultiplexer

KW - ECLcompatible

KW - GaAs

KW - low power consumption

KW - multiplexer

UR - http://www.scopus.com/inward/record.url?scp=0000370389&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0000370389&partnerID=8YFLogxK

M3 - Article

VL - E82-C

SP - 1992

EP - 1998

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 11

ER -