Experiment and simulation of power supply switching current dependency on on-chip capacitance

Kozo Hoshino, Ryuki Satomi, Toshio Sudo, Hirokazu Okano, Miyuki Ishikawa, Hiroyuki Shibayama, Hiroshi Aoyagi, Hidefumi Kushibe, Kunihiko Yamagishi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

Power distribution network (PDN) of LSI has become one of important design parameters to reduce simultaneous switching noise for core circuits as well as I/O circuits. Power distribution network of LSI generally consists of meshed power and ground conductors and on-chip decoupling capacitors. For mobile communication and automotive applications, switching current of high-performance CMOS LSIs must be controlled to be low as possible in order to suppress associated electromagnetic interference (EMI). Therefore, on-chip decoupling capacitors must be properly arranged on a chip to optimize the amount of capacitor and to minimize the occupied area by on-chip capacitor. In this paper, a CMOS test chip has been developed which has several test element groups (TEGs) inside. MOS capacitor cells were distributed in each TEG in a different density. Then, an evaluation board was designed to measure the power supply switching current for the each TEG. Furthermore, the power supply switching current was simulated by using a commercial available EDA tool. Reduction level of the switching current was measured and simulated as a function of the value of on-chip decoupling capacitor. Based on both experimental and simulation results, it has been probed that proper density of decoupling capacitor on a chip has been well estimated.

Original languageEnglish
Title of host publication2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009
DOIs
Publication statusPublished - 2009
Event2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009 - Shatin, Hong Kong
Duration: 2009 Dec 22009 Dec 4

Other

Other2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009
CityShatin, Hong Kong
Period09/12/209/12/4

Fingerprint

Capacitors
Capacitance
Experiments
Electric power distribution
MOS capacitors
Networks (circuits)
Signal interference
Communication

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Hoshino, K., Satomi, R., Sudo, T., Okano, H., Ishikawa, M., Shibayama, H., ... Yamagishi, K. (2009). Experiment and simulation of power supply switching current dependency on on-chip capacitance. In 2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009 [5403989] https://doi.org/10.1109/EDAPS.2009.5403989

Experiment and simulation of power supply switching current dependency on on-chip capacitance. / Hoshino, Kozo; Satomi, Ryuki; Sudo, Toshio; Okano, Hirokazu; Ishikawa, Miyuki; Shibayama, Hiroyuki; Aoyagi, Hiroshi; Kushibe, Hidefumi; Yamagishi, Kunihiko.

2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009. 2009. 5403989.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hoshino, K, Satomi, R, Sudo, T, Okano, H, Ishikawa, M, Shibayama, H, Aoyagi, H, Kushibe, H & Yamagishi, K 2009, Experiment and simulation of power supply switching current dependency on on-chip capacitance. in 2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009., 5403989, 2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009, Shatin, Hong Kong, 09/12/2. https://doi.org/10.1109/EDAPS.2009.5403989
Hoshino K, Satomi R, Sudo T, Okano H, Ishikawa M, Shibayama H et al. Experiment and simulation of power supply switching current dependency on on-chip capacitance. In 2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009. 2009. 5403989 https://doi.org/10.1109/EDAPS.2009.5403989
Hoshino, Kozo ; Satomi, Ryuki ; Sudo, Toshio ; Okano, Hirokazu ; Ishikawa, Miyuki ; Shibayama, Hiroyuki ; Aoyagi, Hiroshi ; Kushibe, Hidefumi ; Yamagishi, Kunihiko. / Experiment and simulation of power supply switching current dependency on on-chip capacitance. 2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009. 2009.
@inproceedings{23e688271c51469aac4d21abd250b1d5,
title = "Experiment and simulation of power supply switching current dependency on on-chip capacitance",
abstract = "Power distribution network (PDN) of LSI has become one of important design parameters to reduce simultaneous switching noise for core circuits as well as I/O circuits. Power distribution network of LSI generally consists of meshed power and ground conductors and on-chip decoupling capacitors. For mobile communication and automotive applications, switching current of high-performance CMOS LSIs must be controlled to be low as possible in order to suppress associated electromagnetic interference (EMI). Therefore, on-chip decoupling capacitors must be properly arranged on a chip to optimize the amount of capacitor and to minimize the occupied area by on-chip capacitor. In this paper, a CMOS test chip has been developed which has several test element groups (TEGs) inside. MOS capacitor cells were distributed in each TEG in a different density. Then, an evaluation board was designed to measure the power supply switching current for the each TEG. Furthermore, the power supply switching current was simulated by using a commercial available EDA tool. Reduction level of the switching current was measured and simulated as a function of the value of on-chip decoupling capacitor. Based on both experimental and simulation results, it has been probed that proper density of decoupling capacitor on a chip has been well estimated.",
author = "Kozo Hoshino and Ryuki Satomi and Toshio Sudo and Hirokazu Okano and Miyuki Ishikawa and Hiroyuki Shibayama and Hiroshi Aoyagi and Hidefumi Kushibe and Kunihiko Yamagishi",
year = "2009",
doi = "10.1109/EDAPS.2009.5403989",
language = "English",
isbn = "9781424453504",
booktitle = "2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009",

}

TY - GEN

T1 - Experiment and simulation of power supply switching current dependency on on-chip capacitance

AU - Hoshino, Kozo

AU - Satomi, Ryuki

AU - Sudo, Toshio

AU - Okano, Hirokazu

AU - Ishikawa, Miyuki

AU - Shibayama, Hiroyuki

AU - Aoyagi, Hiroshi

AU - Kushibe, Hidefumi

AU - Yamagishi, Kunihiko

PY - 2009

Y1 - 2009

N2 - Power distribution network (PDN) of LSI has become one of important design parameters to reduce simultaneous switching noise for core circuits as well as I/O circuits. Power distribution network of LSI generally consists of meshed power and ground conductors and on-chip decoupling capacitors. For mobile communication and automotive applications, switching current of high-performance CMOS LSIs must be controlled to be low as possible in order to suppress associated electromagnetic interference (EMI). Therefore, on-chip decoupling capacitors must be properly arranged on a chip to optimize the amount of capacitor and to minimize the occupied area by on-chip capacitor. In this paper, a CMOS test chip has been developed which has several test element groups (TEGs) inside. MOS capacitor cells were distributed in each TEG in a different density. Then, an evaluation board was designed to measure the power supply switching current for the each TEG. Furthermore, the power supply switching current was simulated by using a commercial available EDA tool. Reduction level of the switching current was measured and simulated as a function of the value of on-chip decoupling capacitor. Based on both experimental and simulation results, it has been probed that proper density of decoupling capacitor on a chip has been well estimated.

AB - Power distribution network (PDN) of LSI has become one of important design parameters to reduce simultaneous switching noise for core circuits as well as I/O circuits. Power distribution network of LSI generally consists of meshed power and ground conductors and on-chip decoupling capacitors. For mobile communication and automotive applications, switching current of high-performance CMOS LSIs must be controlled to be low as possible in order to suppress associated electromagnetic interference (EMI). Therefore, on-chip decoupling capacitors must be properly arranged on a chip to optimize the amount of capacitor and to minimize the occupied area by on-chip capacitor. In this paper, a CMOS test chip has been developed which has several test element groups (TEGs) inside. MOS capacitor cells were distributed in each TEG in a different density. Then, an evaluation board was designed to measure the power supply switching current for the each TEG. Furthermore, the power supply switching current was simulated by using a commercial available EDA tool. Reduction level of the switching current was measured and simulated as a function of the value of on-chip decoupling capacitor. Based on both experimental and simulation results, it has been probed that proper density of decoupling capacitor on a chip has been well estimated.

UR - http://www.scopus.com/inward/record.url?scp=77950202665&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77950202665&partnerID=8YFLogxK

U2 - 10.1109/EDAPS.2009.5403989

DO - 10.1109/EDAPS.2009.5403989

M3 - Conference contribution

AN - SCOPUS:77950202665

SN - 9781424453504

BT - 2009 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2009

ER -