Extremely low-noise performance of GaAs MESFET's with wide-head T-shaped gate

Kiyomitsu Onodera, Kazumi Nishimura, Shinji Aoyama, Suehiro Sugitani, Yasuro Yamane, Makoto Hirano

Research output: Contribution to journalArticle

22 Citations (Scopus)

Abstract

Fully ion-implanted low-noise GaAs MESFET's with a 0.11-m Au/WSiN T-shaped gate have been successfully developed for applications in monolithic microwave and millimeterwave integrated circuits (MMIC's). In order to reduce the gate resistance, a wide Au gate head made of a first-level interconnect is employed. As the wide gate head results in parasitic capacitance, the relation between the gate head length (Lfe) and the device performance is examined. The gate resistance is also precisely calculated using the cold FET technique and Mahon and Anhold's method. A current gain cutoff frequency (/T) and a maximum stable gain (MSG) decrease monotonously as L/, increases on account of parasitic capacitance. However, the device with Lfc of 1.0 pm, which has lower gate resistance than 1.0 fi, exhibits a noise figure of 0.78 dB with an associated gain of 8.7 dB at an operating frequency of 26 GHz. The measured noise figure is comparable to that of GaAs-based HEMT's.

Original languageEnglish
Pages (from-to)310-319
Number of pages10
JournalIEEE Transactions on Electron Devices
Volume46
Issue number2
DOIs
Publication statusPublished - 1999
Externally publishedYes

Fingerprint

Noise figure
low noise
Capacitance
field effect transistors
Cutoff frequency
High electron mobility transistors
Field effect transistors
Integrated circuits
Microwaves
Ions
capacitance
gallium arsenide
high electron mobility transistors
integrated circuits
cut-off
microwaves
ions

Keywords

  • Gaas
  • Gate resistance
  • MESFET
  • Noise performance
  • Semiconductor device fabrication

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Physics and Astronomy (miscellaneous)

Cite this

Onodera, K., Nishimura, K., Aoyama, S., Sugitani, S., Yamane, Y., & Hirano, M. (1999). Extremely low-noise performance of GaAs MESFET's with wide-head T-shaped gate. IEEE Transactions on Electron Devices, 46(2), 310-319. https://doi.org/10.1109/16.740895

Extremely low-noise performance of GaAs MESFET's with wide-head T-shaped gate. / Onodera, Kiyomitsu; Nishimura, Kazumi; Aoyama, Shinji; Sugitani, Suehiro; Yamane, Yasuro; Hirano, Makoto.

In: IEEE Transactions on Electron Devices, Vol. 46, No. 2, 1999, p. 310-319.

Research output: Contribution to journalArticle

Onodera, K, Nishimura, K, Aoyama, S, Sugitani, S, Yamane, Y & Hirano, M 1999, 'Extremely low-noise performance of GaAs MESFET's with wide-head T-shaped gate', IEEE Transactions on Electron Devices, vol. 46, no. 2, pp. 310-319. https://doi.org/10.1109/16.740895
Onodera, Kiyomitsu ; Nishimura, Kazumi ; Aoyama, Shinji ; Sugitani, Suehiro ; Yamane, Yasuro ; Hirano, Makoto. / Extremely low-noise performance of GaAs MESFET's with wide-head T-shaped gate. In: IEEE Transactions on Electron Devices. 1999 ; Vol. 46, No. 2. pp. 310-319.
@article{490c488589fb45c48dc04df9487793dc,
title = "Extremely low-noise performance of GaAs MESFET's with wide-head T-shaped gate",
abstract = "Fully ion-implanted low-noise GaAs MESFET's with a 0.11-m Au/WSiN T-shaped gate have been successfully developed for applications in monolithic microwave and millimeterwave integrated circuits (MMIC's). In order to reduce the gate resistance, a wide Au gate head made of a first-level interconnect is employed. As the wide gate head results in parasitic capacitance, the relation between the gate head length (Lfe) and the device performance is examined. The gate resistance is also precisely calculated using the cold FET technique and Mahon and Anhold's method. A current gain cutoff frequency (/T) and a maximum stable gain (MSG) decrease monotonously as L/, increases on account of parasitic capacitance. However, the device with Lfc of 1.0 pm, which has lower gate resistance than 1.0 fi, exhibits a noise figure of 0.78 dB with an associated gain of 8.7 dB at an operating frequency of 26 GHz. The measured noise figure is comparable to that of GaAs-based HEMT's.",
keywords = "Gaas, Gate resistance, MESFET, Noise performance, Semiconductor device fabrication",
author = "Kiyomitsu Onodera and Kazumi Nishimura and Shinji Aoyama and Suehiro Sugitani and Yasuro Yamane and Makoto Hirano",
year = "1999",
doi = "10.1109/16.740895",
language = "English",
volume = "46",
pages = "310--319",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - Extremely low-noise performance of GaAs MESFET's with wide-head T-shaped gate

AU - Onodera, Kiyomitsu

AU - Nishimura, Kazumi

AU - Aoyama, Shinji

AU - Sugitani, Suehiro

AU - Yamane, Yasuro

AU - Hirano, Makoto

PY - 1999

Y1 - 1999

N2 - Fully ion-implanted low-noise GaAs MESFET's with a 0.11-m Au/WSiN T-shaped gate have been successfully developed for applications in monolithic microwave and millimeterwave integrated circuits (MMIC's). In order to reduce the gate resistance, a wide Au gate head made of a first-level interconnect is employed. As the wide gate head results in parasitic capacitance, the relation between the gate head length (Lfe) and the device performance is examined. The gate resistance is also precisely calculated using the cold FET technique and Mahon and Anhold's method. A current gain cutoff frequency (/T) and a maximum stable gain (MSG) decrease monotonously as L/, increases on account of parasitic capacitance. However, the device with Lfc of 1.0 pm, which has lower gate resistance than 1.0 fi, exhibits a noise figure of 0.78 dB with an associated gain of 8.7 dB at an operating frequency of 26 GHz. The measured noise figure is comparable to that of GaAs-based HEMT's.

AB - Fully ion-implanted low-noise GaAs MESFET's with a 0.11-m Au/WSiN T-shaped gate have been successfully developed for applications in monolithic microwave and millimeterwave integrated circuits (MMIC's). In order to reduce the gate resistance, a wide Au gate head made of a first-level interconnect is employed. As the wide gate head results in parasitic capacitance, the relation between the gate head length (Lfe) and the device performance is examined. The gate resistance is also precisely calculated using the cold FET technique and Mahon and Anhold's method. A current gain cutoff frequency (/T) and a maximum stable gain (MSG) decrease monotonously as L/, increases on account of parasitic capacitance. However, the device with Lfc of 1.0 pm, which has lower gate resistance than 1.0 fi, exhibits a noise figure of 0.78 dB with an associated gain of 8.7 dB at an operating frequency of 26 GHz. The measured noise figure is comparable to that of GaAs-based HEMT's.

KW - Gaas

KW - Gate resistance

KW - MESFET

KW - Noise performance

KW - Semiconductor device fabrication

UR - http://www.scopus.com/inward/record.url?scp=0033079811&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033079811&partnerID=8YFLogxK

U2 - 10.1109/16.740895

DO - 10.1109/16.740895

M3 - Article

VL - 46

SP - 310

EP - 319

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 2

ER -