GaAs buffering circuit ISI for ultra-fast data processing systems

T. Maeda, Y. Miyatake, Y. Tomonoh, S. Asai, M. Ishikawa, K. Nakaizumi, Y. Ohno, N. Ohno, T. Furutsuka

Research output: Contribution to conferencePaperpeer-review

2 Citations (Scopus)


A GaAs buffering circuit LSI for ultra-fast data processing systems has been developed. The LSI with CML compatible interface and +1.5/-3.3-V power supply voltage has successfully achieved 2-ns data cycle time with 4.8-W chip power dissipation. The circuit was designed to accommodate the basic variations in FET parameters over the operating temperature range. Refractory metal gate lightly-doped drain (LDD) MESFET technology was employed. The gate length is 1.0 μm. WSi-W bilayer metallization system was used to reduce the gate resistance.

Original languageEnglish
Number of pages4
Publication statusPublished - 1988 Dec 1
Externally publishedYes

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'GaAs buffering circuit ISI for ultra-fast data processing systems'. Together they form a unique fingerprint.

Cite this