GaAs high-speed data transfer network for a parallel processing system

Yoshiaki Kitaura, Atushi Kameyama, Toshiyuki Terada, Naotaka Uchitomi, Takeshi Miyagi, Toshio Sudo, Akira Maeda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A GaAs high-speed data transfer network connecting multiple processor units (PUs) has been successfully developed in a module with 8-b slice GaAs bus logic (BL) LSIs, which fully functioned at more than 100 MHz. The GaAs multichip module consists of 12 GaAs BL LSIs in a 3 × 4 matrix. In the parallel processing system, a 4-Gb/s data transfer data (32 b × 120 MHz) can be realized by four stacked modules of 48 GaAs BLs.

Original languageEnglish
Title of host publicationTechnical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)
Place of PublicationPiscataway, NJ, United States
PublisherPubl by IEEE
Pages195-198
Number of pages4
Publication statusPublished - 1990 Oct
Event12th Annual IEEE Gallium Arsenide Integrated Circuit Symposium - GaAs IC - New Orleans, LA, USA
Duration: 1990 Oct 71990 Oct 10

Other

Other12th Annual IEEE Gallium Arsenide Integrated Circuit Symposium - GaAs IC
CityNew Orleans, LA, USA
Period90/10/790/10/10

Fingerprint

Data transfer
Parallel processing systems
Multichip modules

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kitaura, Y., Kameyama, A., Terada, T., Uchitomi, N., Miyagi, T., Sudo, T., & Maeda, A. (1990). GaAs high-speed data transfer network for a parallel processing system. In Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit) (pp. 195-198). Piscataway, NJ, United States: Publ by IEEE.

GaAs high-speed data transfer network for a parallel processing system. / Kitaura, Yoshiaki; Kameyama, Atushi; Terada, Toshiyuki; Uchitomi, Naotaka; Miyagi, Takeshi; Sudo, Toshio; Maeda, Akira.

Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). Piscataway, NJ, United States : Publ by IEEE, 1990. p. 195-198.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kitaura, Y, Kameyama, A, Terada, T, Uchitomi, N, Miyagi, T, Sudo, T & Maeda, A 1990, GaAs high-speed data transfer network for a parallel processing system. in Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). Publ by IEEE, Piscataway, NJ, United States, pp. 195-198, 12th Annual IEEE Gallium Arsenide Integrated Circuit Symposium - GaAs IC, New Orleans, LA, USA, 90/10/7.
Kitaura Y, Kameyama A, Terada T, Uchitomi N, Miyagi T, Sudo T et al. GaAs high-speed data transfer network for a parallel processing system. In Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). Piscataway, NJ, United States: Publ by IEEE. 1990. p. 195-198
Kitaura, Yoshiaki ; Kameyama, Atushi ; Terada, Toshiyuki ; Uchitomi, Naotaka ; Miyagi, Takeshi ; Sudo, Toshio ; Maeda, Akira. / GaAs high-speed data transfer network for a parallel processing system. Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). Piscataway, NJ, United States : Publ by IEEE, 1990. pp. 195-198
@inproceedings{dc457cc96fe344a1952309d01ac3d458,
title = "GaAs high-speed data transfer network for a parallel processing system",
abstract = "A GaAs high-speed data transfer network connecting multiple processor units (PUs) has been successfully developed in a module with 8-b slice GaAs bus logic (BL) LSIs, which fully functioned at more than 100 MHz. The GaAs multichip module consists of 12 GaAs BL LSIs in a 3 × 4 matrix. In the parallel processing system, a 4-Gb/s data transfer data (32 b × 120 MHz) can be realized by four stacked modules of 48 GaAs BLs.",
author = "Yoshiaki Kitaura and Atushi Kameyama and Toshiyuki Terada and Naotaka Uchitomi and Takeshi Miyagi and Toshio Sudo and Akira Maeda",
year = "1990",
month = "10",
language = "English",
pages = "195--198",
booktitle = "Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - GaAs high-speed data transfer network for a parallel processing system

AU - Kitaura, Yoshiaki

AU - Kameyama, Atushi

AU - Terada, Toshiyuki

AU - Uchitomi, Naotaka

AU - Miyagi, Takeshi

AU - Sudo, Toshio

AU - Maeda, Akira

PY - 1990/10

Y1 - 1990/10

N2 - A GaAs high-speed data transfer network connecting multiple processor units (PUs) has been successfully developed in a module with 8-b slice GaAs bus logic (BL) LSIs, which fully functioned at more than 100 MHz. The GaAs multichip module consists of 12 GaAs BL LSIs in a 3 × 4 matrix. In the parallel processing system, a 4-Gb/s data transfer data (32 b × 120 MHz) can be realized by four stacked modules of 48 GaAs BLs.

AB - A GaAs high-speed data transfer network connecting multiple processor units (PUs) has been successfully developed in a module with 8-b slice GaAs bus logic (BL) LSIs, which fully functioned at more than 100 MHz. The GaAs multichip module consists of 12 GaAs BL LSIs in a 3 × 4 matrix. In the parallel processing system, a 4-Gb/s data transfer data (32 b × 120 MHz) can be realized by four stacked modules of 48 GaAs BLs.

UR - http://www.scopus.com/inward/record.url?scp=0025496353&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025496353&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0025496353

SP - 195

EP - 198

BT - Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)

PB - Publ by IEEE

CY - Piscataway, NJ, United States

ER -