Geyser-1: A MIPS R3000 CPU core with fine grain runtime power gating

D. Ikebuchi, N. Seki, Y. Kojima, M. Kamata, L. Zhao, H. Amano, T. Shirai, S. Koyamat, T. Hashida, Y. Umahashi, H. Masuda, K. Usami, S. Takeda, H. Nakamura, M. Namiki, M. Kondo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

32 Citations (Scopus)

Abstract

Geyser-1, a prototype MIPS R3000 CPU with fine grain runtime PG for major computational components in the execution stage is available. Function units such as CLU, shifter, multiplier and divider are power-gated and controlled at runtime such that only the function unit to be used is powered-on to minimize the leakage power. The evaluation results on the real chip reveals that the fine grain runtime PG mechanism works without electric problems. It reduces the leakage power 7% at 25 °C and 24% at 80°C. The evaluation results using benchmark programs show that the power consumption can be reduced from 3% at 25°C and 30% at 80° C.

Original languageEnglish
Title of host publicationProceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009
Pages281-284
Number of pages4
DOIs
Publication statusPublished - 2009
Event2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009 - Taipei
Duration: 2009 Nov 162009 Nov 18

Other

Other2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009
CityTaipei
Period09/11/1609/11/18

Fingerprint

Program processors
Electric power utilization

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Ikebuchi, D., Seki, N., Kojima, Y., Kamata, M., Zhao, L., Amano, H., ... Kondo, M. (2009). Geyser-1: A MIPS R3000 CPU core with fine grain runtime power gating. In Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009 (pp. 281-284). [5357257] https://doi.org/10.1109/ASSCC.2009.5357257

Geyser-1 : A MIPS R3000 CPU core with fine grain runtime power gating. / Ikebuchi, D.; Seki, N.; Kojima, Y.; Kamata, M.; Zhao, L.; Amano, H.; Shirai, T.; Koyamat, S.; Hashida, T.; Umahashi, Y.; Masuda, H.; Usami, K.; Takeda, S.; Nakamura, H.; Namiki, M.; Kondo, M.

Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009. 2009. p. 281-284 5357257.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ikebuchi, D, Seki, N, Kojima, Y, Kamata, M, Zhao, L, Amano, H, Shirai, T, Koyamat, S, Hashida, T, Umahashi, Y, Masuda, H, Usami, K, Takeda, S, Nakamura, H, Namiki, M & Kondo, M 2009, Geyser-1: A MIPS R3000 CPU core with fine grain runtime power gating. in Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009., 5357257, pp. 281-284, 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009, Taipei, 09/11/16. https://doi.org/10.1109/ASSCC.2009.5357257
Ikebuchi D, Seki N, Kojima Y, Kamata M, Zhao L, Amano H et al. Geyser-1: A MIPS R3000 CPU core with fine grain runtime power gating. In Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009. 2009. p. 281-284. 5357257 https://doi.org/10.1109/ASSCC.2009.5357257
Ikebuchi, D. ; Seki, N. ; Kojima, Y. ; Kamata, M. ; Zhao, L. ; Amano, H. ; Shirai, T. ; Koyamat, S. ; Hashida, T. ; Umahashi, Y. ; Masuda, H. ; Usami, K. ; Takeda, S. ; Nakamura, H. ; Namiki, M. ; Kondo, M. / Geyser-1 : A MIPS R3000 CPU core with fine grain runtime power gating. Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009. 2009. pp. 281-284
@inproceedings{c025a7fef03c46b6817cee8ecf9a00c5,
title = "Geyser-1: A MIPS R3000 CPU core with fine grain runtime power gating",
abstract = "Geyser-1, a prototype MIPS R3000 CPU with fine grain runtime PG for major computational components in the execution stage is available. Function units such as CLU, shifter, multiplier and divider are power-gated and controlled at runtime such that only the function unit to be used is powered-on to minimize the leakage power. The evaluation results on the real chip reveals that the fine grain runtime PG mechanism works without electric problems. It reduces the leakage power 7{\%} at 25 °C and 24{\%} at 80°C. The evaluation results using benchmark programs show that the power consumption can be reduced from 3{\%} at 25°C and 30{\%} at 80° C.",
author = "D. Ikebuchi and N. Seki and Y. Kojima and M. Kamata and L. Zhao and H. Amano and T. Shirai and S. Koyamat and T. Hashida and Y. Umahashi and H. Masuda and K. Usami and S. Takeda and H. Nakamura and M. Namiki and M. Kondo",
year = "2009",
doi = "10.1109/ASSCC.2009.5357257",
language = "English",
isbn = "9781424444342",
pages = "281--284",
booktitle = "Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009",

}

TY - GEN

T1 - Geyser-1

T2 - A MIPS R3000 CPU core with fine grain runtime power gating

AU - Ikebuchi, D.

AU - Seki, N.

AU - Kojima, Y.

AU - Kamata, M.

AU - Zhao, L.

AU - Amano, H.

AU - Shirai, T.

AU - Koyamat, S.

AU - Hashida, T.

AU - Umahashi, Y.

AU - Masuda, H.

AU - Usami, K.

AU - Takeda, S.

AU - Nakamura, H.

AU - Namiki, M.

AU - Kondo, M.

PY - 2009

Y1 - 2009

N2 - Geyser-1, a prototype MIPS R3000 CPU with fine grain runtime PG for major computational components in the execution stage is available. Function units such as CLU, shifter, multiplier and divider are power-gated and controlled at runtime such that only the function unit to be used is powered-on to minimize the leakage power. The evaluation results on the real chip reveals that the fine grain runtime PG mechanism works without electric problems. It reduces the leakage power 7% at 25 °C and 24% at 80°C. The evaluation results using benchmark programs show that the power consumption can be reduced from 3% at 25°C and 30% at 80° C.

AB - Geyser-1, a prototype MIPS R3000 CPU with fine grain runtime PG for major computational components in the execution stage is available. Function units such as CLU, shifter, multiplier and divider are power-gated and controlled at runtime such that only the function unit to be used is powered-on to minimize the leakage power. The evaluation results on the real chip reveals that the fine grain runtime PG mechanism works without electric problems. It reduces the leakage power 7% at 25 °C and 24% at 80°C. The evaluation results using benchmark programs show that the power consumption can be reduced from 3% at 25°C and 30% at 80° C.

UR - http://www.scopus.com/inward/record.url?scp=76249084101&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=76249084101&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2009.5357257

DO - 10.1109/ASSCC.2009.5357257

M3 - Conference contribution

AN - SCOPUS:76249084101

SN - 9781424444342

SP - 281

EP - 284

BT - Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009

ER -