High-efficiency enhancement-mode power heterojunction FET with Buried p+-GaAs gate structure for low-voltage-operated mobile applications

Yasunori Bito, Yoshiaki Yamakawa, Shinichi Tanaka, Naotaka Iwata

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Fingerprint Dive into the research topics of 'High-efficiency enhancement-mode power heterojunction FET with Buried p<sup>+</sup>-GaAs gate structure for low-voltage-operated mobile applications'. Together they form a unique fingerprint.

Chemical Compounds

Engineering & Materials Science