High-performance coherent demodulator lsic for wireless personal communications

Yoichi Matsumoto, Shuji Kubota, Shuzo Kato

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper presents a high-performance coherent jT/4-shift differential qnantenary phase shift keying (DQPSK) demodulator (large scale integrated circuit) LSIC for the personal communication system in Japan, which is implemented on a 2-V operation 0.8-/im CMOS standard cell. The developed LSIC achieves better bit error rate (BER) and frame error rate (FER) performance and lower power consumption than conventional demodulators by employing new schemes: 1) a reverse-modulation carrier recovery circuit with a -?r/4 phase rotator and a bandwidth-changeable carrier filter; 2) a bit timing recovery circuit using an initial bit timing estimation scheme; and 3) a fully digital orthogonal detector suitable for low power consumption. Performance evaluation confirms that the developed demodulator LSIC reduces the irreducible frame error rate by 40% and achieves an Eb/No improvement of 3 dB at the FER of 10"1 compared with differential detection in the Rayleigh fading typical of personal communication channels.

Original languageEnglish
Pages (from-to)475-483
Number of pages9
JournalIEEE Transactions on Vehicular Technology
Volume45
Issue number3
DOIs
Publication statusPublished - 1996
Externally publishedYes

Fingerprint

Cellular telephone systems
Demodulators
Electric power utilization
Recovery
Personal communication systems
Networks (circuits)
Phase shift keying
Rayleigh fading
Bit error rate
Integrated circuits
Modulation
Detectors
Bandwidth

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Networks and Communications

Cite this

High-performance coherent demodulator lsic for wireless personal communications. / Matsumoto, Yoichi; Kubota, Shuji; Kato, Shuzo.

In: IEEE Transactions on Vehicular Technology, Vol. 45, No. 3, 1996, p. 475-483.

Research output: Contribution to journalArticle

@article{39a3584beb1d4a0e868b9bf744d0e033,
title = "High-performance coherent demodulator lsic for wireless personal communications",
abstract = "This paper presents a high-performance coherent jT/4-shift differential qnantenary phase shift keying (DQPSK) demodulator (large scale integrated circuit) LSIC for the personal communication system in Japan, which is implemented on a 2-V operation 0.8-/im CMOS standard cell. The developed LSIC achieves better bit error rate (BER) and frame error rate (FER) performance and lower power consumption than conventional demodulators by employing new schemes: 1) a reverse-modulation carrier recovery circuit with a -?r/4 phase rotator and a bandwidth-changeable carrier filter; 2) a bit timing recovery circuit using an initial bit timing estimation scheme; and 3) a fully digital orthogonal detector suitable for low power consumption. Performance evaluation confirms that the developed demodulator LSIC reduces the irreducible frame error rate by 40{\%} and achieves an Eb/No improvement of 3 dB at the FER of 10{"}1 compared with differential detection in the Rayleigh fading typical of personal communication channels.",
author = "Yoichi Matsumoto and Shuji Kubota and Shuzo Kato",
year = "1996",
doi = "10.1109/25.533763",
language = "English",
volume = "45",
pages = "475--483",
journal = "IEEE Transactions on Vehicular Technology",
issn = "0018-9545",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - High-performance coherent demodulator lsic for wireless personal communications

AU - Matsumoto, Yoichi

AU - Kubota, Shuji

AU - Kato, Shuzo

PY - 1996

Y1 - 1996

N2 - This paper presents a high-performance coherent jT/4-shift differential qnantenary phase shift keying (DQPSK) demodulator (large scale integrated circuit) LSIC for the personal communication system in Japan, which is implemented on a 2-V operation 0.8-/im CMOS standard cell. The developed LSIC achieves better bit error rate (BER) and frame error rate (FER) performance and lower power consumption than conventional demodulators by employing new schemes: 1) a reverse-modulation carrier recovery circuit with a -?r/4 phase rotator and a bandwidth-changeable carrier filter; 2) a bit timing recovery circuit using an initial bit timing estimation scheme; and 3) a fully digital orthogonal detector suitable for low power consumption. Performance evaluation confirms that the developed demodulator LSIC reduces the irreducible frame error rate by 40% and achieves an Eb/No improvement of 3 dB at the FER of 10"1 compared with differential detection in the Rayleigh fading typical of personal communication channels.

AB - This paper presents a high-performance coherent jT/4-shift differential qnantenary phase shift keying (DQPSK) demodulator (large scale integrated circuit) LSIC for the personal communication system in Japan, which is implemented on a 2-V operation 0.8-/im CMOS standard cell. The developed LSIC achieves better bit error rate (BER) and frame error rate (FER) performance and lower power consumption than conventional demodulators by employing new schemes: 1) a reverse-modulation carrier recovery circuit with a -?r/4 phase rotator and a bandwidth-changeable carrier filter; 2) a bit timing recovery circuit using an initial bit timing estimation scheme; and 3) a fully digital orthogonal detector suitable for low power consumption. Performance evaluation confirms that the developed demodulator LSIC reduces the irreducible frame error rate by 40% and achieves an Eb/No improvement of 3 dB at the FER of 10"1 compared with differential detection in the Rayleigh fading typical of personal communication channels.

UR - http://www.scopus.com/inward/record.url?scp=0030214226&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030214226&partnerID=8YFLogxK

U2 - 10.1109/25.533763

DO - 10.1109/25.533763

M3 - Article

VL - 45

SP - 475

EP - 483

JO - IEEE Transactions on Vehicular Technology

JF - IEEE Transactions on Vehicular Technology

SN - 0018-9545

IS - 3

ER -