High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs

Tadashi Maeda, Keiichi Numata, Masatoshi Tokushima, Masaoki Ishikawa, Muneo Fukaishi, Hikaru Hida, Yasuo Ohno

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

This paper describes a new GaAs static flip-flop, called TD-FF (Tri-state Driver Flip-Flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value ever reported for D-FFs (Delay-type Flip-Flops). The authors also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.

Original languageEnglish
Title of host publicationNEC Research and Development
Pages157-164
Number of pages8
Volume36
Edition1
Publication statusPublished - 1995 Jan
Externally publishedYes

Fingerprint

Flip flop circuits
Field effect transistors
Heterojunctions
Electric potential
Electric power utilization

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Maeda, T., Numata, K., Tokushima, M., Ishikawa, M., Fukaishi, M., Hida, H., & Ohno, Y. (1995). High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs. In NEC Research and Development (1 ed., Vol. 36, pp. 157-164)

High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs. / Maeda, Tadashi; Numata, Keiichi; Tokushima, Masatoshi; Ishikawa, Masaoki; Fukaishi, Muneo; Hida, Hikaru; Ohno, Yasuo.

NEC Research and Development. Vol. 36 1. ed. 1995. p. 157-164.

Research output: Chapter in Book/Report/Conference proceedingChapter

Maeda, T, Numata, K, Tokushima, M, Ishikawa, M, Fukaishi, M, Hida, H & Ohno, Y 1995, High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs. in NEC Research and Development. 1 edn, vol. 36, pp. 157-164.
Maeda T, Numata K, Tokushima M, Ishikawa M, Fukaishi M, Hida H et al. High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs. In NEC Research and Development. 1 ed. Vol. 36. 1995. p. 157-164
Maeda, Tadashi ; Numata, Keiichi ; Tokushima, Masatoshi ; Ishikawa, Masaoki ; Fukaishi, Muneo ; Hida, Hikaru ; Ohno, Yasuo. / High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs. NEC Research and Development. Vol. 36 1. ed. 1995. pp. 157-164
@inbook{731e0cb333c24cddb439c0559159c15e,
title = "High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs",
abstract = "This paper describes a new GaAs static flip-flop, called TD-FF (Tri-state Driver Flip-Flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value ever reported for D-FFs (Delay-type Flip-Flops). The authors also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.",
author = "Tadashi Maeda and Keiichi Numata and Masatoshi Tokushima and Masaoki Ishikawa and Muneo Fukaishi and Hikaru Hida and Yasuo Ohno",
year = "1995",
month = "1",
language = "English",
volume = "36",
pages = "157--164",
booktitle = "NEC Research and Development",
edition = "1",

}

TY - CHAP

T1 - High-speed low-power tri-state driver flip-flop for sub-1 V supply voltage GaAs heterojunction FET LSIs

AU - Maeda, Tadashi

AU - Numata, Keiichi

AU - Tokushima, Masatoshi

AU - Ishikawa, Masaoki

AU - Fukaishi, Muneo

AU - Hida, Hikaru

AU - Ohno, Yasuo

PY - 1995/1

Y1 - 1995/1

N2 - This paper describes a new GaAs static flip-flop, called TD-FF (Tri-state Driver Flip-Flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value ever reported for D-FFs (Delay-type Flip-Flops). The authors also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.

AB - This paper describes a new GaAs static flip-flop, called TD-FF (Tri-state Driver Flip-Flop), for ultra-low supply voltage GaAs heterojunction FET LSIs. The TD-FF operates at a data rate of 10 Gbps with 18 mW power consumption at 0.8 V supply voltage. The 10 Gbps power consumption is 1/5 of the minimum value ever reported for D-FFs (Delay-type Flip-Flops). The authors also demonstrate a 1/8 static frequency divider IC using the TD-FF configuration. This IC operates up to 10 GHz with 38 mW at 0.8 V supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=0029228568&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029228568&partnerID=8YFLogxK

M3 - Chapter

VL - 36

SP - 157

EP - 164

BT - NEC Research and Development

ER -